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Abstract 
Silicon Carbide (SiC) is a promising wide bandgap semiconductor material for high 
temperature, high power and high frequency device applications. The technology of 
Silicon Carbide is in its developing stage with a continuous progress for improved 
single crystal growth, controlled' uniform, doping, low micropipe densities and thick 
epitaxy layers. On th& front of device technology, a number of technological issues are 
to be addressed related to improved metal adhesion, reduced charges in grown thermal 
oxide, the oxidation mechanism and reduced leakage currents. Out of a number of 
polytypes of Silicon Carbide, 4H-SiC has significance owing to less anisotropic 
electronic properties and the commercial availability. In 4H-SiC substrates, silicon rich 
and carbon rich surfaces contribute additionally for the optimization of device 
technologies. Among the group of the compound semiconductors, Silicon Carbide (SiC) 
is the only material, which can be thermally oxidized in the form of stable SiOi. The 
oxidation mechanisms on Si-face and C-face have been found very different, however 
still maintaining SiOi composition on both the faces. The achievable oxidation rates on 
the Si-face in 4H-SiC is much smaller than for silicon in all the conditions, while C-face 
can be oxidized with higher growth rate than silicon under special treatment. There is, 
further, a strong dependence of oxidation growth on the faces (Si-face and C-face), type 
of doping and polytype of the samples alongwith the ambient conditions. The full 
reaction kinetics of the oxidation process are not yet fully understood, but the difference 
in the density of available silicon bonds on different faces is believed to be the probable 
cause for the difference in oxidation rates. The polar faces of 4H-SiC are always 
terminated into their respective silicon rich and carbon rich faces, which indicates 
towards discrete nature of oxidation mechanism. In this work, an oxidation model based 
on the discrete nature of oxidation has been proposed which is based on certain 
experimental observations. 
This thesis starts with the experiments canied out to understand the growth dynamics of 
thennally grown SiOi, then all possible characterization methods employed to 
investigate the various parameters like roughness, atomic topography, elemental 
analysis, leakage current analysis and oxide charges and finally concluded with the 
implementation of the optimized oxidation process in the fabrication of 4H-SiC 
Schottky diode. Two main variations of annealing techniques (first, annealing of Si02 
films in the flow of molecular N2 and second, the vacuum annealing of SiOi films at a 
mild temperature) have been introduced to improve the leakage current, oxide charges 
and adhesion of SiOa with metal. The acquired results have been introduced in the 
fabrication of 4H-SiC Schottky diode with improved characteristics in terms of leakage 
current, breakdown voltage, ideality factor, barrier height and related C-V 
characteristics. The work is a step towards development of SiC technology for devices. 
The results obtained during the course of study are presented in the form of this thesis, 
which is divided into six chapters as fallows, each stating with a brief introduction and 
ending with references together with the last chapter (seven) on conclusions and 
suggestions for future work. 
Chapterl: hitroduction. 
Chapter2: Experimental studies on thermal oxidation of 4H-SiC. 
Chapters: Characterization of thermally grown SiOi on 4H-SiC. 
Chapter4: Electrical behavior of Si02 under the influence of post oxidation amiealing, 
temperatures and illumination. 
Chapter 5: A Proposed model of theraial oxidation mechanism on Si-face and C-faces 
of 4H-SiC and supportive experimentation. 
Chapter 6: Fabrication and characterization of 4H-SiC Schottky diode. 
Chapter 7: Conclusions and scope of future work. 
Chapter 1: A brief introduction of the crystal structure of SiC material, single crystal 
growth process, major technological aspects and its possible applications in different 
areas such as Schottky diodes, MOSFETs and Bipolar devices are presented in this 
chapter. This chapter also deals with a brief review of the oxidization mechanism in SiC 
and Schottky diode structures. 
Chapter 2: This chapter describes the experimental techniques performed to 
understand the theraial oxidation behavior of 4H-SiC on both faces (Si-face and C-
face). It includes mainly wet thermal oxidation and dry thermal oxidation. The 
experimental setup details and thermal oxidation procedures are described in detail i.e., 
the thermal oxidation growth principle and the parameters that affect the growth 
kinetics. A brief note on the oxide thickness measurement equipments namely, 
EUipsometer and Surface Profiler is presented. The thermal oxide growth properties of 
II 
the Si02 films, grown by wet and dry oxidation methods were thoroughly studied, 
which include average growth rate, growth rate multiplication factor (GRMF), rate 
constants and activation energy on both faces are discussed. 
Chapter 3: In this chapter, the physical and electrical characterization techniques 
have been performed in order to characterize the oxide films grown on 4H-SiC by 
means of dry and wet oxidation methods. The morphological and compositional 
variations of SiOi films were studied by Surface profiler. Atomic Force Microscopy 
(AFM) and Energy Dispersive X-ray Spectroscopy (EDS) respectively while electrical 
behavior of these films was examined by current-voltage (I-V) and capacitance-voltage 
(C-V) methods by fabricating metal-oxide-silicon carbide (MOSiC) based test 
structures. A brief note on physical characterization equipments namely, Atomic Force 
Microscopy (AFM), Scanning Electron Microscopy (SEM) and Energy Dispersive X-
ray Spectroscopy (EDS) is presented in this chapter while electrical characterizafion 
measurement setup is described in Appendix-II of the thesis. The current conduction 
mechanisms associated with MOSiC systems were studied by measured I-V 
characteristics and discussed. The oxide charges were also determined by measured C-V 
characteristics and results are presented in this chapter. 
Chapter 4: In this chapter, the electrical behaviors of thermally grown SiOa by means 
of internal (post oxidation annealing in molecular N2 environment of SiOi films after 
thennal oxidation) and external (characterization at different temperatures and in the 
variations in the intensity of light) variations in metal-oxide-silicon carbide system are 
discussed. A strong relafion of oxide thickness and temperature on effective barrier 
height at SiOiMH-SiC interface as well as on oxide charges have been established and 
presented in this chapter. 
Chapter 5: During the experiment of themial oxidation, it has been seen that after 
oxidation Si-face remains silicon rich face and C-face remains carbon rich face. This 
observation indicated the discrete nature of oxidafion mechanism. An atomic layer by 
layer oxidation mechanism is suggested on both terminating faces. The terminating 
atomic layers (Si-atoms for Si-face) and (C-atoms for C-face) plays a critical role in the 
growth dynamics of Si02 on 4H-SiC. The removal of carbon oxides during thermal 
oxidation has been observed experimentally by fabricating a novel test structure. In the 
in 
test structure hemispherical spikes were observed due to the vacuum annealing, where 
the thermal oxide was present below the Ni metal. Scanning Electron Microscopy 
(SEM) has been performed to analyze the spikes whereas Energy Dispersive 
Spectroscopy (EDS) has been used for elemental analysis on spikes as well as at other 
place of the test structure. 
Chapter 6: This chapter deals with the implementation of information gathered from 
above described studies in the fabrication of 4H-SiC Schottky diode. The thermal 
oxidation process has been optimized (chapter 2), analyzed (chapter 2, 3, 4and 5) and 
electrically characterized (chapter 3, 4) by many electrical methods and has been finally 
adopted in the fabrication of an active device i.e. 4H-SiC Schottky diode. Schottky 
diode structures were fabricated on 4H-SiC polytype substrate equipped with about 50.0 
|im thick low doped epitaxy layer on the Si-face. A tri layer of Ti/Pt/Au has been used 
for Ohmic contact metallization on highly doped C-face. Nickel has been used as 
Schottky metal with required annealing for enhanced adhesion. A developed process for 
improved Ni adhesion to Si-face (chapter 5) of 4H-SiC, was implemented using vacuum 
annealing at 300"C. A well optimized thermally grown SiOa capped with thick SIOT 
(deposited by PECVD method) dielectric overlap-terminated field plate and Ni guard 
ring techniques were also considered in the device fabrication. Current-Voltage (I-V) 
and Capacitance-Voltage (C-V) characterization of fabricated diodes has been carried 
out using indigenously developed computer aided measurement setup on LabVIEW 
platform. 
Chapter 7: This section presents the conclusions derived out of the present work. It 
also includes a few suggestions for future work on this material. 
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Introduction 
1.1 Historical background of SiC 
Silicon Carbide (SiC) has a long and eminent history. It was first discovered by the 
Swedish scientist Jons Jacob Berzelius, Professor in Chemistry at Karolinska Institute in 
Stockholm [1]. In 1824, J. J. Berzelius burnt an unknown compound and observed an 
equal number of silicon (Si) and carbon (C) atoms and suggests that Silicon-Carbon 
chemical bond might exist. The existing properties and potential of the material were 
not understood at the time. In 1891, Eugene G. Acheson established a commercial 
process for the growth of poly crystalline SiC. He was the first to recognize this material 
as a silicide of carbon and gave the chemical formula SiC. In nature SiC does not occur 
naturally, it found only in the form of meteorites so it can not be mined, hence it must 
be manufactured with elaborate fiimace technique. In 1905, Henri Moissan discovered 
Sic grains in the Diablo Canyon iron meteorite by measuring its density and its 
inertness to chemical reaction establishing the existence of the mineral in nature. 
The first application of silicon carbide was as an abrasive and cutting material. 
In 1907, H. J. Round produced the first SiC Light Emitting Diode (LED) by applying 
lOV to contacts placed on a SiC crystal, observing yellow, green and orange 
luminescence at the cathode. In 1912, Baumhauer described the capability of SiC to 
crystallize into different form by varying their stacking order in one direction and 
suggest the word "Polytypic". The screw dislocation theory of polytypism was proposed 
by Frank and the idea was confirmed by Amelinkx and Verma to analyze the spiral 
growth on (0001) face of SiC. In 1954, Jagodzinski introduced the thermodynamic 
arguments and linked vibrational entropy and disorder to polytypism. 
The next major development in SiC happened in 1955, when Jan Antony Lely 
proposed a new concept for growing high quality vapor grown crystals, proven its 
potential for high temperature and harsh environment application. From this point, the 
interest in SiC as an electronic material slowly began to gather momentum. The first 
SiC conference was held in 1958 in Boston. During the 60's and 70's the SiC material 
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properties and device application was mainly studied by researchers in the former 
Soviet Union. 1978 saw a further major step in the development of SiC, the use of a 
seeded sublimation growth technique, this was basically a modification form of Lely's 
original growth method and was still referred to as the "modified Lely technique". This 
breakthrough led to the possibility for true bulk crystal preparation and in 1987 CREE 
Research Inc. was founded as the first commercial supplier of SiC substrates. The SiC 
research area was exploded, due to availability of high quality substrates. SiC blue LED 
has already been fabricated in 1979 and 1989. SiC is fast approaching the maturity 
which will allow it to take its long promised place alongside Si with its own position in 
international market [2-6]. 
1.2 Properties and applications of SiC 
1.2.1 Crystal Structure 
The only chemically stable form of silicon and carbon is silicon carbide [7]. SiC 
molecule has equal number of silicon and carbon atom, both of which are belonging to 
group IV elements. The fundamental structural unit of silicon carbide (Figure-1.1) is a 
covalently bonded primary coordinated tetrahedron, either SiC4 (Figure-1.2a) or CSi4 
(Figure-1.2b). Each Si or C atom is surrounded by four C or Si atoms in strong 
tetrahedral sp^-bonds. The crystalline structure of SiC can be considered to consist of 
the close-packed stacking of double layers of Si and C atoms. One set of atoms (Si or C) 
is shifted along the main axis of symmetry by a quarter of the distance between the 
nearest similar layers. The chemical bonding of silicon and carbon atoms is 88% 
covalent and 12% ionic (Si positive and C negative) in nature. The distance between the 
neighboring Si or C atoms is approximately 0.308 nm. The distance between the C atom 
and each of the Si atoms is approximately 0.189 nm. 
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Figure 1.1: Fundamental structural unit of SiC 
(a) (b) 
Figure 1.2 (a): Tetrahedral arrangement of Si atom surrounded by four C first neighbors 
Figure 1.2 (b): Tetrahedral arrangement of C atom surrounded by four Si first neighbors 
1.2.2 Polytypism 
The crystal structures with the same chemical composition but because of different 
stacking orders of arrangement of a compound atoms (Si and C) give the word 
"polytypism". Each crystal structure is known as "polytype". Despite the fact that all 
SiC polytypes consist of 50% silicon atom covalently bonded with 50% carbon atoms, 
each SiC polytype has its own distinct electrical behavior and properties. While there 
are over 300 different polytypes have been observed, only few are commonly grown in 
a reproducible form suitable for semiconductor electronics application. The SiC crystals 
exist in a number of crystallographic geometry that has either hexagonal or trigonal 
symmetry. A commonly used nomenclature to distinguish the SiC polytypes is the 
Ramsdell notation [8], describing each polytype with a number, followed by a letter. 
They can all be described in the usual hexagonal axis system, with one c-axis 
perpendicular to three equivalent axes ai, a2, and as having angles 120 with one 
another. There are four hexagonal Miller indices describing the directions in all SiC 
polytypes except for the 3C polytype where the normal cubic notation is used. The last 
hexagonal index refers to the c-direction, whereas the first three describes directions in 
the basal plane as shown in Figure 1.3. 
c-axis 
T^-ai 
Figure 1,3: The Miller indices associated with hexagonal structure 
One form of cubic SiC polytype, exhibiting a Zincblende lattice structure while another 
form has the wurtzite lattice structure. All other polytypes have either a hexagonal unit 
cell (with c/a>2) or rhombohedral unit cell. The cubic phase is denoted as 3C-SiC or p-
SiC. All other polytypes are collectively referred as a-SiC. The most common polytypes 
are 3C, 2H, 4H, 6H and 15R, here C referred to cubic, H to hexagonal and R to 
rhombohedral. The numbers refers to the stacking sequence and present the number of 
closed packed layers in the sequence as shown in Figure 1.4. 
The hexagonal system can be well understood by simple ball model. Consider the 
hexagon of Figure 1.4 (a) with a ball in the middle surrounded by 6 balls denoted by A. 
The next layer of ball can be either placed on the places marked by B (Figure 1.4b) or 
on the places marked by C as shown in Figure 1.4(c). If the second layer is placed at 
position marked B than third layer can be either at C or A and so on. In this way, 
existing permutation and combination between A, B and C revealed a large number of 
SiC polytypes. Figure 1.4 (d) indicates the three possible position of A, B and C in the 
hexagon. 
(a) (b) (c) (d) 
o o o 
2H-SiC 
(e) 
3C-SiC 
(f) 
4H-SiC 
(g) 
6H-SiC 
(h) 
Figure 1.4: The stacking sequence of double layers of the four most common polytypes. 
The solid line indicates the termination of the unit cell in c-direction 
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Figure 1.5: Schematic representation of structure of the most common polytypes. The blue 
balls represent C atoms and yellow ball represent the Si atoms. Bold line indicates the 
completion of the unit cell in the c-direction 
Figure 1.4 (e-h) shows stacking sequence for the four most (2H-SiC, 3C-SiC, 4H-SiC 
and 6H-SiC) polytypes. Only one kind of ball has been taken in to account for the sake 
of convenience and simplicity in the above ball model description of SiC polytypes. 
Each dots in Figure 1.4 (d-h) represents actually a pair of Si-C atoms (i.e. SiC 
molecules), which arrange in such a manner that they form tetrahedral structure with 
neighboring atoms. The layers A, B and C as discussed above are (except for 
displacement with reference to the first layer) identical. Hence, when looking on SiC 
polytypes in the direction of c-axis all polytypes looks similar. The differences are 
obvious when viewing from the side edges i.e. perpendicular to c-axis. A common way 
is hence to depict a single crystal SiC in two dimensional planes as shown in Figure-1.5 
(a-e). The two faces of all SiC polytypes are of the opposite polarity (except for 3C-
SiC). These two faces are referred to as silicon face and carbon face respectively. The 
polarity is a consequence of difference in silicon-carbon bond length as well as bond 
strength. SiC is a polar semiconductor across the c-axis, in that on surface normal to c-
axis is terminated with Si atoms while opposite normal c-axis terminated with carbon 
atoms. This is the fact that these two layers are termed as silicon rich and carbon rich 
face. Figure 1.6 shows a three dimensional representation of 6H-SiC single crystal. 
(0001) 
0.189 nm 
0.063 nm 
C-face 10001) 
Figure 1.6: A schematic diagram of single crystal SiC in three dimensions 
The single crystal SiC as a bulk material is generally cut and polished perpendicular to 
c-axis (or 3-8° off axis towards {1120} for better epitaxial layer quality). This means 
that either the silicon face (0001) or carbon face (000T) will be polished before growth of 
epitaxial layer or device fabrication. The physics and chemistry of these two faces are 
entirely different, so the identification of these faces which is being used in the 
experiment is very important. Since epitaxial growth on silicon face is more successful, 
so this face is commonly used for device application. 
3C-SiC polytype has an advantage over another polytype; it can be grown on silicon 
substrates. However, the growth is difficult and quality is also poor. This allows for the 
possibility in future integration of 3C-SiC based devices with well defined silicon 
technology on the same chip. Another advantage is that 3C-SiC does not undergo from 
stacking fault growth. Electron mobility is larger in 3C-SiC than for 4H-SiC but has 
reduced hole mobility. The main disadvantages of 3C-SiC compared to other polytypes 
are the lower band gap energy and breakdown field strength. 
2H-SiC is not a commercially available substrate, but small mono-crystalline pieces 
have been grown Vetter et al. [9]. Monte Carlo simulations predict that the performance 
perpendicular to the c-axis direction is similar to 4H-SiC, but the mobility is better in 
the parallel to the c axis direction (similar to silicon). 
The low-field mobility for 4H-SiC is about half that of silicon with a small anisotropy 
(20% higher in the direction parallel to the c-axis) [10-12]. The anisotropy in 4H-SiC 
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depends on the electric field, and at high electric fields the saturation velocity is 20% 
lower in the c-axis direction. 4H-SiC and 6H-SiC are the most mature polytypes and 
they are the ones which have been characterized most thoroughly. The transport 
properties are better for 4H-SiC and, at present, this polytype forms the basis for most 
of the commercial products. 
Top-view of 4H-SiC 
(b) 
Side-view of 4H-SiC 
(a) 
Figure 1.7: The different stacking order of 4H-SiC: (a) represent the side view and (b) 
represent the top view of 4H-SiC 
6H-SiC has a large anisotropy due to the long repetition length in the crystallographic 
lattice. The mobility in the direction perpendicular to the c-axis (commonly parallel to 
the surface) is four times greater than in the c-axis direction [10-13]. Compared to Si the 
mobility in 6H-SiC is about 25% in the direction perpendicular to the c-axis, and 7% in 
the direction parallel to it. 15R-SiC is very complex, namely 15 atomic layers ordered in 
a rhombohedral structure. A few years ago, much attention was focused on 15R-SiC, 
owing to improved experimental MOSFET performance when compared to the other 
polytypes. These devices have been manufactured on 4H- or 6H-SiC, where pieces of 
15R-SiC were foimd. Mono-crystalline 15R-SiC wafers are, however, not a reality in 
the near future. 
TH^-'^^ 
1.2.3 Electrical Properties 
Silicon carbide belongs to the family of wide-band gap compound semiconductor. This 
means that the band gap energy between the valence and conduction band is sufficiently 
higher than that of Silicon. This phenomenon clearly indicates that the probability of 
thermally excited electron would jump over the band gap is less. There fore the SiC 
based devices are less sensitive to high temperature and can be operated at a 
temperature greater than 800 C. 
Because of the strong bond strength between Si and C atoms and hardness, SiC is 
physically rugged and chemically inherent to the environment. There fore SiC is one of 
the key materials for harsh environment application. The crystal structure of different 
polytypes will influence the band structure, proving itself in the electrical characteristics 
of polytypes through the density of state and phonon dispersion. The band gap energy 
varies from 2.2 eV to 3.5 eV for different polytypes. Among the all SiC polytypes cubic 
3C-SiC has completely isotropic bulk properties. 4H-SiC is the most attractive one due 
to the higher carrier mobility and more isotropic nature of its properties. Some of the 
electrical properties of the most common polytypes compared to the some other 
semiconductor are listed in Table 1.1. Silicon (Si) and Gallium Arsenide (GaAs) are the 
traditional semiconductor while GaN is wide band gap material and considered as future 
power semiconductor material. The largest part of the SiC material that is produced 
today finds application as substrates for high brightness GaN blue LEDs. Besides that, 
electronic devices of SiC have been recently introduced to a large scale fabrication. 
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Material/Properties 
Bandgap (eV) 
Maximum operating 
temperature (K) 
Thermal conductivity 
(W/cm-K) 
Breakdown field (MV/cm) 
@ND=10'^cm-^ 
Dielectric constant 
Melting point (K) 
Saturated velocity electron 
-7 
(xlO cm/s) 
Electron mobility (cm A^-S) 
@ND=10'^ cm-^ 
Hole mobility (cm^A^-S) 
@NA=10'^ cm"^ 
Intrinsic carrier concentration 
(cm-^ ) 
Si GaN 
1.12 
-600 
1.5 
0.6 
11.9 
1690 
1.0 
1200 
420 
10'" 
3.39 
-1020 
1.3 
5.0 
9.0 
2773 
2.7 
900 
150 
-10"^ 
GaAs 
1.42 
-760 
0.5 
0.6 
13.1 
1510 
1.2 
6500 
320 
1.8x10^ 
SiC 
3C-SiC 1 4H-SiC 
2.39 
-1200 
3-5 
1.5 
9.7 
3100 
2.5 
750^ 
40 
-10"' 
3.26 
-1740 
3-5 
3.0 
9.7 
3100 
2.0 
800^ 
800^ 
115 
-10-^ 
6H-SiC 
3.02 
-1580 
3-5 
3.2 
9.7 
3100 
2.0 
60^ 
400"^  
90 
-10-^ 
Technological Properties 
Formation of native oxide 
(Si02) 
Complementary devices 
Yes 
Yes 
No 
No 
No 
No 
Yes 
Yes 
Yes 
Yes 
Yes 
Yes 
^•. Parallel to c-axis, ^•. Perpendicular to c-axis 
Table 1.1: Properties of cominon semiconductors in comparison to SiC 
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1.2.4 Electronics Applications 
Silicon Carbide has superior material properties compared to silicon, and has more 
room for a trade-off until the desired linearity is achieved. In the present time Si 
semiconductor technology has approached to its theoretical as well experimental limits, 
however power device requirements for many applications have changed the concept 
where Si based power devices can not meet the desired specification. The basic 
requirement includes high switching behavior, high blocking voltage, high efficiency 
and reliability. To fulfill these types of requirement new semiconductor materials for 
power device applications are needed. SiC seems to posses these requirements and 
Silicon carbide Schottky diodes are commercially produced by Infineon, Germany 
(production started in 2000) and CREE Research Inc., USA (production started in 
2001). The best diodes produced can block 600V or 1200V and can conduct up to 
12Amp and 20Amp from Infineon [14] and CREE Research Inc. [15] devices, 
respectively. The main areas where these products find applications are power supplies 
and active power factor control circuits, PFC. A unipolar Schottky diode has a 
maximum theorefical blocking voltage up to 5000V for SiC and only 200V for Si 
diodes [16]. 5 kV is a comparable value to a bipolar Si PiN device, but the unipolar 
diode eliminates the minority carrier recovery time, which allows improving the 
efficiency by boosting switching frequency. The problem of high leakage current for 
Schottky junction is solved by the introduction of additional parallel FN junction, the 
solution applied in technology called 2G (second generafion SiC Schottky diode) by 
Infineon. 
Some of the advantages compared to Si based power devices are described 
below: 
••• Due to the higher critical electric breakdown field SiC base devices have 
higher breakdown voltage thus the commercially available Si Schottky diode 
had its breakdown voltage lower than 300V while SiC Schottky diode shows its 
breakdown voltage between 600V to 1200V in its developing stage. 
••• Because of the higher thermal conductivity of SiC than Si, SiC based devices 
have a lower junction-to-case thermal resistance. This means heat is more easily 
transferred out of the devices thus heating of the device is slower. 
••• The devices based on SiC can be operated at the high temperature i.e. up to 
800°C but in case of Si this limit to 200°C only. 
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•J* The fast switching action and smaller on resistance minimize the energy loss and 
heat generation during device operation. The higher thermal conductivity 
controls the removal of waste heat energy from active devices. 
••• Forward and reverse characteristics of SiC based power devices vary in very 
slow amount with temperature and time, there, fore the devices on SiC are more 
reliable. 
••• SiC based bipolar device shows an excellent characteristic i.e. the reverse 
recovery current, switching loss and electromagnetic interface are very low. As a 
result of this there is no need to use soft switching technique to reduce the 
switching loss. 
SiC based device have some disadvantage also, which are as follows: 
M Limited availability of SiC substrate; out of all polytypes on 4H-SiC and 6H-SiC 
are commercially available in the market. 
H High cost of the wafer; (Cost of one single crystal 4H-SiC with 50 |im epi-layer 
is INR 5.25/= lakhs) 
M Low processing yield; micropipes density of SiC is higher. 
M Devices for high temperature application need high temperature packaging 
techniques that have not yet been developed. 
1.3 Growth process of SiC 
1.3.1 Bulk growth of StC 
Several methods have been attempted to grow bulk silicon carbide. After more than 50 
years of development, it has been widely recognized that physical vapor transport 
(PVT) or sublimation growth methods would be the most effective ways for producing 
SiC. Bulk growth of SiC in large size has been main demand fi-om the industries as well 
as academic/research institutions. The growth method, developed by Lely's was 
reasonable in size and its availability is limited to the academic research [17, 18], 
however large sized bulk material was not realized using this method. 
1.3.1.1 Single crystal SiC (bulk) growth 
A single crystal, also called monocrystal, is a crystalline solid in which the crystal 
lattice of the complete sample is continuous and tininterrupted to the edges of the 
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sample, with no grain boundaries. Grain boundaries have a lot of momentous effects on 
the physical, mechanical, and electrical properties of materials. Therefore, single 
crystals are demanded in many fields, such as microelectronics and optoelectronics, as 
well as structural and high temperature materials. There are various applications of 
single crystal materials. Silicon single crystals and related materials have a large market 
in integrated circuit industry. Monocrystals of sapphire are highly required devices. For 
metallic materials, turbine blades can be made of single crystals of super alloys, which 
can achieve novel mechanical properties. 
In the sublimation growth process, sublimed SiC is transported in the vapour phase to a 
SiC seed crystal from higher temperature to the lower temperature. The main crucial 
and typical part during sublimation growth is to control the substrate temperature, 
source temperature, temperature gradient between substrate and source and ambient 
pressure. These parameters directly affect the growth rate and the quality of the crystal 
[19-21]. 
Low Temperature 
I »44-
; - * 9 -
• Thermal Shield 
- S ir Snhstrate 
SiC Powder 
Graphite Crucible 
High Temperature 
Figure 1.8: Single-wall graphite type Sublimation growth crucibles 
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High Temperature 
Heat Shield 
Electrographite 
SiC Powder 
Porous Graphite 
Porous 
SiC Crystal 
Seed 
Low Temperature 
Figure 1.9: Double-wall graphite type Sublimation growth crucibles 
Fundamentally, two types of graphite crucible are used for sublimation growth. One is 
composed of a single wall crucible made of graphite as shown in Figure 1.8 [22-28] and 
the other is a double wall or coaxially arranged cylinder type crucible as shown in 
Figure 1.9 [29-30]. In the former case, source material at the high temperatures is 
directly diffused to the seed substrate at a lower temperature. However, in the latter 
case, the sublimed SiC clusters are diffused through a porous thin-graphite wall. 
Many research groups have adopted the sublimation growth field word wide and much 
progress has been reported. In 1983, Ziegler developed a 20 mm diameter, 24 mm long 
6H-SiC crystal grown by a sublimation method [29]. In 1987, Carter reported the 
seeded growth of 15 mm diameter, 8mm thick polytype SiC single crystals [31, 32]. In 
1989, Nakata reported 6H-SiC polytype crystals 33 mm in diameter and 14 mm long 
[27]. 
Transport mechanisms in sublimation growth are complicated. Growth rate increases 
with increasing source temperature, increasing source to seed distance, decreasing 
pressure, and decreasing crystal-source distance [15, 26]. Doping is an important issue 
in the bulk growth of single crystal SiC. Nitrogen is used in the case of n-type doping 
while Al is used for p-type doping. Defects and micropipes are the most important 
problem that has been reported during bulk growth. 
1.3.1.1.1 Size of the SiC bulk crystal 
The increase in substrate size has been remarkable over the last five years, influenced 
by the prospect for SiC technology to enter commercial production. Today 2", 3" and 4" 
wafers can be purchased and 6" wafers have been demonstrated. It is likely that up to 4" 
wafers can be ordered for sale within five years and those even larger substrates are 
demonstrated during the same period. The projections of the commercial available 
wafer are presented in figure 1.10. The introduction of 4" substrates can be the turning 
point for SiC device production because most of the equipments used for processing of 
Si can also be used for SiC. Market preface of the SiC technology requires in addition to 
the reasonable wafer size an adequate quality of the semiconductor material. All the SiC 
power devices require at least one epitaxial layer with controlled doping and thickness 
to be grown on top of the highly doped substrates. The major limiting factor for the 
quality of SiC epitaxial films are the substrate material itself Even if the development 
of SiC substrates has been successful during the last five to ten years the quality is still 
extremely poor compared to the substrates of other commercially available 
semiconductor materials [40-42]. Table 1 represents the worldwide manufacturer of 
single crystal SiC wafer. 
Year 
Figure 1.10: The evaluation of commercial production of bulk SiC substrate 
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Wafer manufacturer 
Cree, Inc. 
SiCrystal 
Nippon Steel 
Sterling 
Semiconductor,ATMI 
II-VI incorporated 
N-Crystal 
Production 
2", 3" and 4" 
2" and 3" 
2", 3" and 4" 
2" and 3" 
2" and 3" 
2" and 3" 
Demonstration 
6" and 12" 
4" 
No information 
No information 
4" 
No information 
Table 1.2: List of manufacturer of bulk SiC crystal 
1.3.1.1.2 Micro pipes density 
Defects in SiC substrates currently are the main obstacle for realization of large area 
(>0.1 cm ) high-power devices. Typical defects in SiC commercial wafers are voids, 
dislocations, misoriented blocks, and foreign polytype inclusions. In the past few years, 
defect density in SiC wafers has been significantly reduced. Cree, Inc. has demonstrated 
2-inch SiC wafers having 1.1 cm"'^  micropipe density over an entire wafer. An ATMI-
Sterling research team reported 30 mm diameter wafer having 4 cm areas without 
micropipes (an average micropipe density for the whole wafer was of 3.1 cm"'^ ). 
However, defect density in commercial SiC wafers is still high and must be reduced 
much lower level in order to demonstrate devices with low operating area [43, 44]. 
Micropipe density is divided in three major groups, i.e. low micropipe density (1-10 
micropipes cm"), medium micropipe density (10-30 micropipes cm") and high 
micropipe density (>30 micropipes cm"^ ) substrate. 
1.3.1.2 Epitaxial growth 
In order to fabricate SiC devices for high voltage applications, thick SiC epitaxial layers 
with low background doping concentration are needed. For example, SiC devices 
designed for 10 kV reverse voltage requires about 100 microns thick base region with 
concentration ND-NA less than SxlO'"* cm"l 4H-SiC diode with breakdown voltage of 
5.5 kV was fabricated at Cree based on 85 mm thick epitaxial layer grown by CVD 
technique using a horizontal hot-wall reactor. Silane and propane were used as the 
precursors. Growth temperatures and the C/Si ration were varied from 1500 to 1700*'C 
and 1-2, respectively. Growth rate was 10 mm/hr. The concentration Nd-Ng was 
controlled from high lO'"* cm"'^  to low lO'^ cm"^  using nitrogen gas for doping. 
Epitaxial growth of SiC is generally carried out by two main methods first, modified 
sublimation method, also knovm as sandwich method [33, 34-36] and second CVD 
17 
methods. In sublimation growth methodology, the distance between source and 
substrate are separated by a small gap of about 1 mm. The growth is carried out close to 
equilibrium in this arrangement. In this method, the substrate is thermally etched before 
sublimation starts. This makes it possible to grow, at low rates, thin homo-epitaxial 
layers on 6H and 4H -SiC with residual impurity concentration and controlled 
micropipes density. This method has been adopted for device fabrication based on SiC 
epitaxial substrate. In the process of Chemical Vapor Deposition (CVD), it has been 
projected for use in a pressure regime between several mbar to atmospheric pressure. If 
CVD process has been carried out in some low pressure (few mbar) is termed as low 
pressure growth (LP-CVD) and if it carried out in atmospheric pressure termed as 
atmospheric pressure growth (AP-CVD) is made. A special case of CVD is the Metal 
Organic CVD (MOCVD), which is commonly used for the growth of III/V compounds. 
The basis difference between MOCVD and CVD is that in the MOCVD case one or 
more of the precursors are supplied as an organometal such as TMG or TMA. The 
precursors used for growth of SiC are generally silane and propane, hence, the 
technique in this case is called CVD. Although TMA is used for p-type doping of SiC, 
the necessary conditions for calling it MOCVD are not provided since the organometal 
(TMA) does not provide a building block of the crystal structure as silane and propane 
does. 
1.3.1.2.1 Epitaxial growth of SiC by sublimation method 
When the growth of the materials terminates its limits by liquid phase method, the 
sublimation method could be a good alternative. In this method solid powder is used as 
source material. In liquid phase method generally the crystal quality is more difficult to 
control. A crystal growth process is an intricate mixture of phenomena, have to be 
perfectly controlled. Heat transfers are an example of those phenomena. This method is 
employed for growth of the material for harsh environment applications as well as for 
the growth of single crystal semiconductor material and its epitaxial layers for use in 
semiconductor electronics. The scheme of the method is quite simple, and is based on 
material transport from a hot source of material to a substrate which rests at a somewhat 
lower temperature. The transport is performed by the intrinsic vapour of the material at 
a high temperature, usually in the range 1600-2700°C. The high efficiency of the 
method is evidenced by the fact that the first sublimation method of growing the 
crystalline material, the Acherson's method, was proposed at the beginning of the 20th 
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Century, and it is used even today with only small variations. The Acherson's process 
yields material for abrasive use and the rate of production is really very high, more than 
half a million tons per year [37]. No other technique of growing silicon carbide can 
excel from sublimation method in its productivity and efficiency. However, the 
crystalline material, obtained in the Acherson process, has two major drawbacks, which 
hindered its electronic applications. The crystals are of a small size, and they are 
contaminated. This is related to the spontaneous nucleation of the crystals and to the 
poorly controlled growth conditions. The problem of doping control has been partially 
solved [17, 38]. A.R.Verma [38], proposed a laboratory method of growing crystals 
similar to those obtained in the Acherson's process. The Lely's method has led, to a 
degree, of progress both in crystal growth and in device fabrication [39]. However, it is 
virtually impossible to obtain large crystals by the Lely method, as in the Acherson 
furnaces. 
1.3.1.2.2 Epitaxial growth of SiC by chemical vapor deposition method 
Epitaxial growth of SiC by chemical vapour deposition (CVD) is essentially the same as 
the method used in Si epitaxial growth. Carrier gases such as Ar or hydrogen are passed 
through the reaction tube and reaction gases such as SiCU + CCI4, HSiCls, SiH4 + 
CeHn, SiH4 + CsHg, SiCU +C6H14, and SiC 14 + CsHg are used. For device fabrication 
and for some specific applications thin film formation by CVD is needed. However, in 
working condition sizes of single crystalline layer were not established for many years. 
Many researchers attempted to grow SiC on foreign substrates because of a lack of large 
SiC substrates [45-55]. For this reason, hetero epitaxial growth of SiC on Si substrate 
has been frequently used. Si substrates have many virtues such as the crystalline 
precision, orientation control and large area (2", 3", 4", 6" and now 12" substrate are 
commercial available). However, the large thermal and lattice mismatches between the 
Si and SiC have limited the material quality. The use of other substrate materials, such 
as sapphire, was also reported [51]. 
The principle of the CVD process is to transport reactive compounds (precursors) 
by a carrier gas to a hot zone furnace where the precursors will thermally decompose 
into atoms or radicals of two or more atoms, which may diffuse down onto a substrate 
and produce an epitaxial film. In this process, there are several difficulties that need to 
be understood or examined: The precursors and carrier gas must be correctly chosen, the 
flow of the gases must be laminar and the material used for the hot parts of the reactor 
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must be chosen with great care in order not to contaminate the system. In addition there 
are gas phase and surface reactions taking place, which must be kept in mind. The 
hydro-dynamics needs to be investigated so that the transport of the precursors is made 
in a precise way. The flow must be laminar of two reasons: First, to avoid intermixing 
between gas compositions of two types i.e. when abrupt pn-junctions or hetero-
j unctions are required, fast exchanging between different gas compositions are needed 
and the intermixing in the gas phase must be kept low. Second, an unstable flow is an 
efficient heat exchanger in the difference to a laminar flow. In the process of laminar 
flow the heat transport is governed by heat conduction and convection. 
1.4 Major processing aspects of SiC technology 
1.4.1 Oxidation 
Since several decades, the general drift in microelectronics is toward higher integration 
densities at single chip which, according to the Moore law, are supposed to double 
every 18 months. However, such an approach is quickly reaching its fundamental limits 
with basically no known technological solution indicating that following the Moore law 
would still be possible in 5 to 7 years from now. From this point of view, semiconductor 
surface passivation is one of the most important issues. First and foremost Silicon is the 
most commonly used semiconductor in device technology due to the excellent 
properties of its native oxide (SiOa) and lov/ defect density of the Si02/Si interfaces. 
Among all compound semiconductors, the SiC surface can only be thermally oxidized. 
However, SiC oxidation could result in mixed oxides products containing C species. In 
order to achieve high quality Si02/SiC interfaces, it is necessary to find alternative 
approaches to SiC oxidation, in particular, to avoid C intermixing into the oxide 
products. For semiconductor electronic applicafions, thermal oxides on SiC are 
employed as a masking material for ion implantation and dry etching, as a gate insulator 
for field-effect devices, and as a surface passivation. All SiC polytypes have the discrete 
oxidation rate under the same oxidation environment. For the different SiC polytypes, 
the oxidation rate on the Si (0001) faces increases with the decrease in the percentage of 
hexagonality of the SiC polytype, while the growth rate on the C (OOOi) faces does not 
depend radically on polytype [56], The tremendous difference in oxidation rates 
between opposite faces of the polar Silicon carbide crystal has long been known. 
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Intermediate faces have intermediate oxidation rates [56]. Oxidation rate is liighly 
depending on conduction type, dopants density, surface roughness and crystalHne 
quality [57, 58]. 
1.4.2 Diffusion 
In the commercial development of Si based devices, diffusion plays an important role in 
the semiconductor fabrication process. This process does not play a major role in the 
development of SiC based devices because the diffusion coefficients, for the most part, 
are negligible at temperatures below approximately 1800*^ C. A high temperature is 
required (>1800'^ C) so this technique is almost useless. As a result of this commercial 
insignificance, the diffusion process in SiC and its various polytypes has not received a 
great deal of scientific attention and diffusion data are incomplete yet now. For p-type 
doping Al and B are currently used. In the diffusion technique Al is preferred because it 
has a shallower ionization level of only 257 meV compared with the 300 meV of B. In 
case of ion implantation B is preferred because it is almost three times lighter than Al so 
the less extended damage region will be created. For n-type doping N has been the most 
often used due to its high solubility in SiC and its ionization level is quite low (54 meV 
for 3C-SiC). P has been gaining increasing importance, and recently it is chosen as 
often as N. It has been shown that both dopants prefer an opposite lattice sites means P 
is more stable at Si-rich face while N at C-rich face and these facts seems to be an open 
interesting opportunity to investigate something in the area of co-doping. The epitaxial 
layer of SiC on bulk SiC substrate can be controlled by adjusting the Si and C gas flow 
rate in the growth chamber. Epitaxial controlled doping is well developed when it's 
performed on Si-face of SiC. The more research work is needed to accomplish the same 
performance on C-face of SiC because the growth mechanism has not yet been fully 
understood. The doping technique terminates to its limit because the grown layer will 
have the same uniform doping dose. The concentration could be possibly varied during 
the process but the gradient slope would be limited by a response time of the gas flow 
injectors, and it would be in any case absolutely unstable to create localized sharp doped 
layers with the submicron thickness tolerance required for pn-junctions. There fore the 
only reliable technique to realize localized and selective doping in SiC is ion 
implantation [59-61]. 
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1.4.3 Ion implantation 
Ion implantation consists of focusing a highly energetic ion beam on the substrate. The 
accelerated ion collides with the host lattice producing cascade displacement, in such a 
way that they can replace the hottest atoms at the highly stable lattice sites. It has been 
observed that SiC has shorter bond length than Si. This does not only describe that the 
bond is harder to break, but also that SiC will offer a comparatively smaller interstitial 
volume to impurities, as a result of this, they will be much more stable. The higher mass 
density of SiC requires 50-80 % higher ion dose energies than Si to achieve the 
comparable depth of implantation. 
Many ion species implanted in SiC have been experimented during the past three 
decades. However, there are a few species that have been studied in detail. The behavior 
of these ions is now briefly described. 
Nitrogen has been extensively used for the formation of n"" layer by the method of ion 
implantation but very little annealing behavior on N implanted SiC has been reported 
yet. Spitznagel et al reported the critical value of ion concentration approximately 
10 cm" at which the implanted layer could be recrystallized {62]. Suzuki et a! reported 
that up to 50 % of implanted ions could be activated by either annealing at temperatures 
as high as 1300°C for 0.5 hr or annealing at 1100°C for as long as 5hr[63]. 
Ion implantation of P is an alternative ion for forming an n^  layer. P ion is, however, 
heavier than N; hence, the diffusion coefficient is extremely small. It has been reported 
that there are no change in the depth profile occurred after annealing, but the activation 
is much lower than that of N [63]. 
To convert the undoped SiC to doped SiC (p-type) by ion implantation with Al has been 
observed more successful than implantation with B. In fact, almost all of the ion-
implanted p-n juncfon diodes were processed using Al*. Spitznagel e, al [62] reported 
that to obtatn p-type conductivity in Al implanted p-S.C a relatively low annea mg 
temperature (200»C at apressure of 2 . .0 -W) is rehired. The expertmental pro,ect,on 
Z w a s reported to be approximately COS- 0.3S ,m for .be implanted dose energy of 
90-200 keV 164-661. ^^^ ^^ ^^ „ ^ „ , , , , 
B is a light ton and 0.1- . . ^^^ ^^^^^^^^ ,„ 3 , „ , , ^ , d 
, e tmplanted dose en^gy ^ « ^ _^^ ^^  ^^  ^^„^,^,, „ , , , .ere doped during 
SiC has been very weak, although ^.^ ^^^^ .^ ^ 
, . n snV 1661 The araiealing characteristic ot B imp 
^ ° ^ T l T i n ^ e d . a t the annealing temperature between ,000 C and 
F. Devis et. al. [ooj ^^ 
1300 C caused solid phase epitaxial regrowth of the amorphous layer, and there was no 
measurable formation of coarse precipitation near the surface and dislocation loops near 
the centre of the original amorphous layer. Weak p-type conduction was observed in the 
temperature range of 1200 -MOO^C; however, n-type conduction was observed after 
annealing above ITOO'^ C. 
1.4.4 Metallization 
In the semiconductor device fabrication technology almost all devices require good 
Ohmic contacts. This type of contact plays a unique role for applications using high 
current densities that result in large voltage drops even across a small resistance. On the 
other end, some devices like Schottky and MESFET should have Schottky contact in 
the structure. The specific contact resistance for both type (n or p) SiC are extremely 
dependent on choice of the metal, doping concentration, sample preparation and post 
metallization annealing treatment. Ohmic contact to n-type SiC proofs its capability for 
device applications. However, due to large barrier height, it is more difficult to achieve 
lower contact resistance is very difficult using p-type SiC. A high doping level and 
sufficient high temperature (for a reaction between metal and SiC) are required for good 
Ohmic contact. The reaction at metal/SiC leave a patch on surface, that's why choice of 
appropriate metal is very important. In the process of metal contact formation generally 
two methods, e-Beam evaporation and Sputtering have been intensively used. The basis 
different between these two methods is the step coverage: e-Beam shows negligible step 
coverage while Sputtering produce a film with good step coverage as shown in Figure 
1.11. Normally pure metal like Ti, Pt, Au, Ni, Al are deposited by e-beam evaporation 
method where as alloys like TiW are deposited by Sputter technique. 
Figure 1.11: Schematic showing step coverage (a) poor step coverage using e-Beam 
method (b) good step coverage using Sputtering 
In the e-Beam evaporation method, a focused electron beam is used to heat a metal 
target to evaporate. In the high vacuum chamber, the evaporated metal radiates out from 
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the metal target of which some portion is deposited on the mounted substrate. 
Generally, the target is placed at bottom and substrate is placed at the top of the vacuum 
chamber as shown in Figure 1.12. 
lv~,V-4ii*jMS«'-ti 
Vacuum 
Pump 
*• Substrate 
e-Beam 
Target 
Water-cooled 
'crucible 
(• Thermionic 
Filament 
Figure 1.12: Schematic diagram of e-Beam evaporation system 
Sputtering is generally used to deposit refractory materials, compound and alloys, which 
are difficult to evaporate by e-Beam method. Sputtering exists in the category of the 
Physical Vapor Deposition (PVD) process, in which metals are removed from the solid 
cathode. The whole process is carried out by bombarding the cathode with positive ions 
emitted from rare gas discharge. When ions with high kinetic energy are incident on the 
cathode, the subsequent collision knocks loose or sputters atoms from materials. The 
schematic of Sputtering system is given in Figurer 1.13 [67,68]. 
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hexagonal or rounded pits and shell-like pits shows an evidence of screw and edge 
dislocations, respectively [69, 70]. 
S.N 
1 
2 
3 
4 
5 
6 
Solution 
NaOH 
Na202 
NaOH/NaiOa 
NaOH/KOH 
Na202/NaN02 
KOH/HNO3 
Temperature 
900"C 
>400"C 
700"C 
480"C 
>400"C 
350"C 
Table 1.3: Wet-etch solutions and etching temperatures for SiC 
The large bonding energy between Si-C makes SiC attractive in harsh environment 
applications it becomes problematic in case of etching of SiC. As seen in Table 1.3, 
conventional wet etching is not possible at practical process temperatures and no 
practical mask materials can be tolerating these conditions rather. Hence plasma-based 
dry etching plays a crucial role in SiC for the device pattern transfer process. Plasma 
etching is used for junction termination in mesa structure, devices with various 
structures such as BJTs and buried gate JFETs, U-MOSFETs, or via-hole etching in 
SiC. Fluorine based plasma etching of SiC has proven to be successful. Recently, 
inductively coupled plasma reactive ion etching (ICP-RIE) in a SF6/O2 plasma have 
yielded etch rates up to 970 nm/min and a helicon reactor produced etch rate as high as 
1.35 |im/min. Reactive ion etching (RIE) techniques is based on the creation of ion-
induced damages on the etch surface, due to high dc self-bias required to etch at an 
acceptable etch rate. Table 1.4 depicts the etch rate of SiC associated with gases used in 
RIE. 
S.N 
1 
2 
3 
4 
5 
Gas used for 
plasma 
SF6/O2 
CF4/O2 
NF3/O2 
SFe 
NF3 
SiC 
polytypes 
6H 
6H 
6H 
3C 
6H,4H 
Etch rates 
(A/min) 
410 
278 
493 
700 
1500 
References 
71 
71 
71 
72 
73 
Table 1.4: Summary of reported dry etch rates on SiC 
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1.5 Review of oxidation mechanism in SiC 
Among all compound semiconductors, SiC surface can be only thermally oxidized to 
form SiOa, which is a fundamental requirement for the realization of devices based on 
MOS structure as well as passivation of surfaces. Physical, chemical and electrical 
properties of SiOa on SiC are so far different from those in Si. SiC is normally oxidized 
at higher temperature (>1000°C) with slow rate due to stronger bonding between Si-C 
bonds in comparison to Si-Si bonds. The details of the oxidation mechanism are not yet 
understood fully. During the thermal oxidation of SiC, Si atoms at the interface are 
oxidized and form SiOi with oxygen diffusing the native oxide (already formed) and C 
atom resulted in to CO or CO2, which might diffuse out through the oxide. However, 
there is some evidence that carbon for graphite regime at the interface of Si02/SiC, 
which possibly affect the electrical properties of devices. The interface properties can be 
improved by H2 treatment prior to oxidation or post oxidation annealing in NO or N2O 
or N2 environment [74]. 
Silicon dioxide can be obtained with many techniques developed during 30 
years of silicon supremacy in the semiconductor industry. This insulator can be both 
grown by thermal oxidation of silicon under dry or wet conditions, or it can be 
deposited by means of different variants of chemical vapour deposition (CVD), such as 
plasma enhanced CVD (PECVD) or atomic layer deposition (ALD). There is another 
technique for the formation of Si02 in which Si has been deposited on SiC surface and 
later thermal oxidation of the Si layer. X-ray photoelectron spectroscopy (XPS) study of 
such an attempt on 6H-SiC is presented by R.F. Devis [66] and the material formed by 
over layer oxidation shows less Si and C related species in comparison with thermally 
oxidized samples, suggesting a less complex interface structure for the first case. The 
best oxide quality is obtained by dry oxidation done at temperatures of about 1000°C in 
oxygen atmosphere. Oxide growth on silicon is dominated in this case by oxygen 
diffusion through Si02 towards the Si02/Si interface. 
However, whether passive oxidation takes place at all and how fast the oxide scale 
builds up will strongly depend on (1) temperature (2) atmospheric composition (among 
other oxygen partial pressure (3) total atmosphere pressure, (4) polytype, (5) surface 
condition (face-polarity, smoothness), (6) intrinsic factors and (7) extrinsic parameters 
(impurities). "Passivation" of the silicon carbide surface means that an increasing 
thickness of the Si02 layer makes it more and more difficult for oxygen to reach the 
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silicon carbide interface where it leads to further oxidative reactions. Several oxidation 
reactions (equation 1.1-1.3) are theoretically possible between SiC and O2 [75-78]: 
SiC + O2 ^ Si02 + C 1.1 
SiC + 3/2 O2 ^ Si02 + CO 1.2 
SiC+2 O 2 - ^ Si02+CO2 1.3 
Among these listed and other possible reactions, only equation 1.2 was found to be true 
in gas oxidation. The formation of carbon along with Si02 was found in hydrothermal 
experiments at 500°C-600°C and 100-200 MPa water pressure. 
The basic factors, which could be rate limiting for silicon carbide oxidation are: (1) 
diffusion of oxygen within the atmosphere, (2) in-difflision of oxygen through the 
forming Si02 layer, (3) oxidation reaction at the SiC/Si02 interface, (4) out diffusion of 
the gaseous oxidation product(s) through the Si02 layer, and (5) out-diffusion of gas 
phases from the Si02 surface back into the atmosphere. The outward diffusion of 
gaseous products distinguishes the carbide from pure silicon oxidation, because in latter 
case, there is no gaseous reaction product. In steady-state conditions, linear kinetics of 
thermal oxide growth would indicate reaction control mechanisms, and a parabolic 
time-law corresponds with diffusion controlled processes. Supposing a surplus of 
oxygen, the first process (diffusion of O2 within the outer atmosphere) will be the 
outmost fastest one and cannot be attributed to be rate-controlling at all. The reaction at 
the SiC/Si02 interface will most likely be much faster than the volume/grain boundary 
diffusion of the reactive gas or the reaction product gas phase. However, the resulting 
rate controlling factor should be one order of magnitude faster than other possibly 
influencing processes. Otherwise, a mixed-type (e.g., linear-parabolic) will result for the 
kinetic model of oxide scale built-up [79]. 
1.5.1 Growth laws 
1.5.1.1 Deal and Grove model 
In 1965, a model proposed by Deal and Grove [80] for the oxidation kinetics of pure 
silicon is often adapted for SiC oxidation. This model can be applied for the description 
of the formation of amorphous or crystalline Si02 exceeding 20-25 nm at 
substrate/oxide interface. In case of pure silicon the oxidation reaction can be written as: 
Si + 02<-^Si02 1.4 
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As long as diffusion of oxygen through the growing SiOa layer dominates the kinetics 
will be parabolic for long-time periods under steady-state conditions. During the initial 
stages, at which only a very small oxide layer thickness is given, the short pathways for 
oxygen prevent the domination of diffusion. Reaction control has to dominate the 
process and an initial linear kinetic period follows. This model can successfully be 
applied to SiC oxidation (although some special parameters must additionally be 
considered). 
The general law of oxidation kinetics based on Deal and Grove model is: 
XQ^+A.Xo=B{t + T) 1.5 
Where, XQ denotes the oxide thickness (or the weight-gain per unit area), t denotes the 
oxidation time and r represents the shifts in initial time coordinate to a certain value, 
taking an initially given oxide thickness into account. 
The quotient of B/A is called "linear rate-constant" and is usually abbreviated as ki. This 
factor is proportional to the reaction rate of the slowest reaction, while the parabolic 
rate-constant (B, kp) is proportional to the effective diffusion coefficient Deff. which is 
given by: 
S = ^ , = - / - 1.6 
Where, Deff denotes the effective diffusion coefficient within the oxide scale, c denotes 
the concentration of the gas species being transported and N labels the number of gas 
molecules/ions per one volume unit. 
Equation 1.5 is a quadratic equation which can be solved as 
-A±^A^+4B(t + T) 
^ 0 = 'Z 1 - ' 
" 2 2 
^ . C - ) ^ 1/2 
A^ /4BJ 
-1 1.9 
Taking + sign only 
_£o_ 
A/2 
1. ( ' " ' 
V 
1/2 
-1 1.10 
A^/4B^ 
There are two limiting case of equation 1.10 
1. For long oxidation time i.e. thick oxide when t » A MB and t>t, equation 1.10 
becomes 
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V = 5 ' 1-11 
Equation 1.11 is called the parabolic law and B is called the parabolic rate constant. 
This limiting case is the diffusion control case. 
2. For short oxidation time i.e. thin oxide when (t+T)<A /4B 
Xo'=-it + r) 1.12 
A 
This relation is called the linear law and the quantity B/A is called the linear rate 
constant. The linear rate constant is related to the fundamental quantity by 
This limiting case is the concentration-reaction controlled case. 
1.5.1.2 Deal and Grove model for SiC oxidation 
In case of SiC oxidation, it is not entirely clear that whether it is oxygen or carbon 
monoxide diffusion or the combination of it through the forming Si02 layer determining 
the oxidation kinetics. Oxygen diffusion was most often declared to be the most likely 
process. Other possible reaction products (like SiO) do not seem to be of significant 
influence on the oxidation kinetics. Experimental results obtained from oxidations in 
both pure oxygen and compressed air above ISOO^ C shows only minor differences in 
the oxidation rates. A possible domination of CO diffusion at these high temperatures 
has been discussed by Song et al. proposed modified Deal-and-Grove-like kinetics for 
basic SiC oxidation considering out-diffusion of CO [81]. Similar to the method applied 
by Deal and Grove [80] they find for a steady-state with the preconditions (1) 
C*co«C*o2 (i-fi-, the concentration of CO in the outer oxidation atmosphere is much 
smaller than the concentration of oxygen = equilibrium concentration) and (2) for 
diffusion as the rate-limiting step the following equation for the parabolic rate-constant 
kp (equation 1.14) will take place: 
Kj.C*o^-K,.C*co 
Kp = ^ 1.14 
D'^o, ^ D'ffco 
Where K denotes the reaction rate-constant (f stands for forward and r stands for 
reverse reaction as given in equation 1.14, c* the equilibrium concentration, N stands 
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for the number of oxidant molecules incorporated into one unit volume of the oxide 
layer and Deff for the effective diffusion coefficients of O2 and CO through solid Si02. 
The basic reaction equation is given by; 
SiC+3/2 • O2-> Si02 + CO 1.15 
This reaction is believed to be extremely exothermic with AH'' - -950 kJ • mol"'. For 
the first case, in-diffusion of oxygen to be rate-limiting (i.e., KpD*^ 02 » K/D**^  co), 
the following equation (equation 1.16) can be found, which is similar to the Deal-and-
Grove-findings 
K,^^~^.D'ffo, 116 
Correspondingly, for CO-out-diffusion as the rate-limiting step, equation 1.17 would be 
true: 
Under steady-state-condition, all fluxes (Fi = gas transport towards the outer surface, F2 
= diffusion through solid silica, and F3 = reaction at the SiC-Si02 interface) are equal 
during passive oxidation. This steady-state-condition is not to be mistaken with an 
equilibrium condition, for an unlimited supply of oxygen will always lead the basic 
reaction equation to SiC consumption and Si02+ CO formafion. As formulated by Song 
et al the steady-state can be expressed by following equation 
^reaction- t'02-in-diffiision- i'CO-out-difflision ^ 
1:3/2:1 1.18 
Hence, for a first-order-reaction 
Freaction = Kf ' C02 - K, • C c o 1.19 
First-order reactions only depend on the concentration of one reactant (in this case: 
oxygen). Hence, a non-first-order reacfion seems more likely (e.g., 2nd order). 
However, h is still a matter of dispute to assume an equilibrium relation to be true in a 
steady-state-condition in which CO-out diffusion is supposed to be faster than oxygen-
in-diffusion (otherwise, among others extensive bubble-formation would result). 
Therefore, Cco could be approximated to be zero leading to a pure Deal-and-Grove-
equation. 
The discussion seems to explain basic features by differing time/temperature frames in 
which reaction rates influence the parabolic law. Especially on the Si-terminated face 
(0001) of hexagonal SiC linear oxide scale growth can be observed for longer periods 
than on the opposing C-terminated face. Differences in temperature dependence of all 
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three processes (reaction rates and diffusion of both oxygen and CO) are a likely source 
for many discrepancies of measurements. Nonetheless, it shall be noted that there is no 
suitable model for SiC oxidation resolving all influences on oxidation rates including 
impurities, crystallographic aspects, composition and crystallinity of the thermally 
grown Si02 layer. 
1.5.1.3 Alternative Models 
Two alternative oxidation models proposed by Reisman et al. [82, 83] and Wolters et al. 
[84-86] were developed to explain deviations between ideal Deal-and-Grove-like 
oxidation behavior and the observed oxidation kinetics of silicon. A critical assessment 
of the application of these two models to SiC oxidation is provided. Oxide growth on 
silicon follows, according to a model proposed by Reisman et al. and Nicollian and 
Reisman [82, 83] 
XQ=a.{t + T).b 1.20 
Where, XQ denotes the scale's thickness, t the oxidation time, T compensates for an 
initial oxide layer and the two parameters a and b are variable. However, the 
temperature and pressure dependency of a and b was never discussed individually but 
their product ("a-b"="activation energy") can be expressed by an Arrhenius plot. The 
factor r is a function of the initial scale thickness Xj can be expressed by 
T^ = N— 1.21 
V a 
Physicochemical background for equation 1.21 is the assumption that the reaction at the 
Si-Si02 interface is rate-controlling over the whole oxidation period covered by the 
model. The atomic reconfiguration of the oxide locally increases the scale's viscosity 
correlated to scale growth. Applying the Reisman model to silicon carbide oxidation, 
the exponential factor b lies usually very close to 0.5 and therefore a strict separation 
from the Deal-and-Grove-model becomes a mere question of statistic significance. As 
for thick (i.e.>25 nm) Si02 layers, both models converge and hence the 
physicochemical better explainable Deal-and-Grove kinetic should be preferred. 
Second model for Si02 growth on Si was proposed by Wolters et al. [84-86]. Their 
work was motivated by the dependency between kp and ki that was critically discussed 
by Blanc in 1978 and 1987 [87, 88]. As stated by Deal and Grove, linear and the 
parabolic rate-constant should be considered to be independent parameters with ki 
proportional to the rate of the slowest reaction and kp proportional to the diffusion 
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coefficient. Different activation energies were found for both rate-constants. 
Interdependencies of rate-constants are a true problem in critical evaluation of kinetic 
data. Only in case of m = 1 (m stands for slope) in a log (ki)-log (kp)-plot a linear-
parabolic law equals an allometric correlation. For any slope unequal to 1, a linear-
parabolic time-law as such is to be used instead. Wolters et al. showed cases within the 
vast number of different published rate-constants, in which m ~ 1 was found to be true 
and concluded that the parameters of the ideal Deal-and-Grove kinetics are no real 
physicochemical factors and should be replaced by a law similar to the Reisman model 
discussed earlier. Physicochemical basis for the Wolters model is the rate limiting 
process of ionic transport of oxygen through the growing SiOi layer—following the 
classic ion transport model of Wagner [89] to which nonlinear conductivity was 
amended. These results can be expressed as following equation: 
XQ+A.XQ^-^=B.(t + T) 1.22 
Where, A and B are parameters, XQ denotes the scale thickness as a function of the time 
t and T is once more a factor to correct for an initial oxide scale. For a fixed charge of 
the oxide, a value for p can be chosen and for "p = 1" equation... becomes a linear-
parabolic time-law. In case of "A >>x^", a simple power law is obtained. However, 
there is no defined correlation between these parameters and pressure or temperature. 
Applying this model to the basic kinetic data from Deal and Grove for silicon oxidation 
of silicon carbide oxidation (Sibieude et al. [90] values of m>l are obtained in a log-
log-plot for both rate-constants. Consequently, the Reisman model cannot successfully 
be applied to regular SiC oxidation [91-93]. 
A kinetic model of SiC oxidation was proposed by Yasuto Hijikata et. al. [94], which is 
based on the interfacial silicon and carbon emission phenomenon, referred to as "silicon 
and carbon (Si-C) emission model". This model was derived by adding the processes of 
C oxidation and emission to the interfacial Si emission model for Si. This model explain 
the thickness dependence of oxide growth rate in the entire oxide regime for both the C-
face and Si-face of SiC and also demonstrate the difference in oxidation mechanism 
between the C and Si faces, taking into account the parameters deduced from the curve 
fits to the measured growth rates. 
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1.6 Review of SiC Schottky barrier diode 
In 1938 Walter Schottky produced a theory that explained the rectifying behavior of a 
metal-semiconductor junction/contact as dependent on a barrier height at the surface of 
contact between the two materials. The metal semiconductor diodes fabricated on the 
basis of this theory were later on termed as Schottky barrier diodes. The importance of 
these diodes is due to the speed at which they can be switched off from the saturated 
state. This speed is permitted by the fact that they are made from a junction between a 
metal and a semiconductor instead of a junction between two pieces of a semiconductor 
(p-n junction). Schottky also discovered that the current emitted from the metal cathode 
into the vacuum highly depends on the metal's work function, and that this function was 
lowered from its normal value by the presence of image forces and by the electric field 
at the cathode. This effect later on became known as the Schottky effect. 
Schottky diodes differ from PN-junction devices in that rectification occurs due 
to the difference of work function between the metal contact and the semiconductor, 
rather than a nonuniform doping profile. Conduction can not be controlled by minority 
carrier recombination in the semiconductor, but it is possible by thermionic emission of 
majority carriers over the sufficient barrier height created by the unequal work 
functions. The Schottky diode is, therefore, a majority carrier device whose switching 
speed is not limited by minority carrier effects. 
Several studies concerning both ohmic and rectifying contacts on SiC have been 
performed in the last some years, in order to understand the physical mechanism of 
current transport and, ultimately, to find the most advantageous conditions for specific 
applications. However, the fabrication of diodes and devices for industrial use require 
the complete understanding of all the technological processes that are necessary in order 
to solve either design or yield related problems, such as the good quality of thermal 
oxidation and control of the surface preparation prior to metal deposition or the 
electrical behavior of a Schottky contact. 
1.6.1 Electrical properties of metal-SiC system 
Schottky diodes are unipolar devices, i.e., they do not inject the minority carriers into a 
neutral region, as p-n junction diodes do. Schottky barrier diodes (SBDs) are the 
rectifying metal-semiconductor junctions, and their forward current consists of majority 
carriers injected from the semiconductor into the metal. Consequently, SBDs do not 
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store minority earners when they are forward biased, and the reverse current transient is 
negligible. The simplest way to describe a Schottky barrier diode is to represent it as an 
abrupt p^-n or n"^ -p junction in uniformly doped material, in which one side is much 
more heavily doped than the other. For such structures, applying a reverse bias creates a 
depletion layer that lies almost entirely in the lightly doped material. The depletion 
layer width, called also the region of spatial charge, is given by: 
W = 
IZf^fQ K+(^J 1-2-qNo 
where VR is the applied reverse bias, ^bi is the built-in bias voltage of the junction, q is 
the electronic charge, No is the density of ionized doping centers in the lightly doped 
material, £o=8.85xlO"''* F /cm^ is the permittivity of vacuum, 8r= 9.7 is the dielectric 
constant of the material (4H-SiC), which is the ratio between the permittivity of the 
material and the permittivity of vacuum, so it is dimensionless. 
It is evident from equation 1.23 that the depletion layer width (W) increases roughly as 
square root of V and its value depends on the doping and dielectric constant of 
underlying semiconductor materials. 
Since SiC has high permittivity, is very good at holding charge. To better understand 
this concept, let us introduce a closely related property, the capacitance C. Capacitance 
is a measure of the ability of a material to hold the charge if a voltage is applied across 
it and it is best modeled by a dielectric layer that is sandwiched between two parallel 
conductive plates called anode and cathode. If a voltage is applied across a capacitor of 
capacitance C, then the charge Q, that it can hold, is directly proportional to the applied 
voltage V, where C is the proportionality constant. Thus, Q = CV or C = QA .^ The 
capacitance of a capacitor depends on the permittivity of the dielectric layer, as well as 
the area A of the capacitor and the separation distance d between the two conductive 
plates. Permittivity and capacitance are related by 
C = e- 1.24 
d 
Where s=erSo. This expression can be used to describe the capacitance of a reverse-
biased one-sided p"^ -n junction and, in that case, A is the junctions area and d = Xd the 
depletion layer width. 
By combining equation 1.23 and 1.24, we can rewrite the expression for the capacitance 
per unit area as 
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c = 
qe.e^No 1.23 
This equation represents the basis for capacitance-voltage (C-V) measurements. For a 
uniformly doped material, a linear plot of 1/C^  versus reverse bias VR gives the doping 
density No from the gradient while intercept at x-axis give the value of Tbi from which 
the Schottky barrier height can be calculated (details are given in chapter 6). 
1.6.2 Schottky metal contacts on 4H-SiC 
It is possible to fabricate Schottky diodes on 4H-SiC by using, e.g., titanium (Ti) or 
nickel (Ni) as Schottky metals. Special edge termination is required to minimize field 
crowding at the edge of the metal contact [95-99]. The barrier height values for several 
metals on n-type 4H-SiC at room temperature are summarized in table 1.5, which also 
includes our experimental results on Ni for comparison. 
Metal 
Ni 
Au 
Ni2Si 
Ni 
Ti 
Pt 
Ti 
Ti 
Ti 
Ni 
Carrier 
concentration 
(cm-^ ) 
6x10'^ 
5x10*^ 
9.8x10'^ 
5x10'^ 
5x10'^ 
6x10'^ 
IxlO'^ 
NA 
NA 
Ixio'^ 
Ideality 
factor (TI) 
NA 
NA 
1.05-1.07 
NA 
NA 
NA 
1.23 
NA 
1.08 
1.21 
Schottky 
barrier 
height (eV) 
1.67 
1.73-1.8 
1.45-1.75 
1.6-1.7 
1.1-1.15 
1.31 
0.99 
0.8 
1.20-1.25 
1.31 
Measurement 
methodology 
I-V 
I-V, C-V 
1-V, C-V 
I-V 
I-V, C-V 
I-V 
I-V 
I-V 
I-V, I-T 
C-V 
Reference 
101 
100 
103 
100 
100 
101 
101 
102 
103 
Our data 
Table 1.5: Schottky contact parameters of n-type 4H-SiC, including Schottky barrier 
height (SBH) values, ideality factor r| and carrier concentration No 
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1.6.3 Edge terminations techniques in SiC Schottky diodes 
SiC Schottky barrier diodes are particularly attractive because the critical breakdown 
field of SiC is about eight times higher than that of silicon. In addition, because of the 
wide bandgap, SiC Schottky Barrier Diodes should be capable of much higher 
temperature operation than conventional silicon devices. SiC based Schottky diodes 
have been fabricated by many groups using Ni and Ti as Schottky metals [104]. The 
realization of the fiill potential for a silicon carbide Schottky diode requires realization 
of close to the ideal breakdown voltage, i.e. the parallel-plane breakdown voltage. This 
requires proper edge termination designs that are suitable for implementation in silicon 
carbide as discussed in this section. Many types of special edge termination have also 
been applied to minimize field crowding at the edge of the metal contact. 
Figure 1.14 shows the Schottky structure having planer edge termination. The first high 
voltage vertical Schottky barrier rectifiers were fabricated at PSRC with the remarkably 
simple process of evaporating metal through a 'dot' mask onto a silicon carbide surface 
after appropriate cleaning. This structure, illustrated in Figure 1.14, contains a sharp 
edge at the periphery of the diode leading to electric field enhancement and reduction of 
the breakdown voltage [105]. 
Anode 
Schottky Metal 
n' Drift region (epilayer) 
n^  Substrate 
Cathode 
Figure 1.14: The un-terminated Schottky diode structure 
The breakdown voltage for the planar Schottky diode can be significantly improved by 
using a field plate at its periphery to reduce the electric field at the metal edge. This 
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termination is illustrated in Figure 1.15 with oxide as the dielectric. Field plates have 
also been reported by many authors using silicon nitride as the dielectric. 
Anode 
m 
Schottkv Metal 
Oxide fleld plate 
n' Drift region (epilayer) 
n^  Substrate 
^ Cathode 
Figure 1.15: Schottky diode structure with field plate termination 
Boron atoms have been implanted at 30 keV with a dose of 1x10 cm' . The sample is 
then annealed at 1050*'C for 90 minutes to remove the implant damage without 
activating the boron atoms [107, 108]. This result in a resistive layer at the surface that 
spreads the field lines without causing a significant increase in junction leakage. The 
cross section of the experimental device is shown in Figure 1.16. The principle behind 
the approach is to utilize ion implantation to create damage in the silicon carbide lattice 
to produce deep levels in its band gap. This moves the Fermi level close to the center of 
the band gap within the implanted zone producing a high resistivity layer due to the 
large band gap of the semiconductor. The presence of the deep level traps has been 
confirmed using Deep Level Transient Spectroscopy (DLTS) measurements. The 
damage can be created by using any implantation species (including dopants, such as 
Aluminimi and Boron, without sufficient annealing to remove all the deep level defects) 
as subsequently reported by other groups. 
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Schottky Metal 
" ^ • • H I ^ 
V 
Anode 
B^ implanted field plate 
edge termination 
» ^ H r 
n 4H-SiC Epilayer 
n^  4H-SiC Substrate 
Cathode 
Figure 1.16: Cross sectional view of Schottky diode having B^ implanted plate edge 
termination 
Since the breakdown voltage of the planar Schottky diode is limited by electric field 
enhancement at the edge of the metal, its breakdown voltage can be increased by 
spreading the potential along the surface. One effective method for achieving this is by 
creating a highly resistive layer along the surface as illustrated in Figure 1.17. This was 
first demonstrated at PSRC by using Argon ion implantation around Schottky diodes in 
6H-SiC to produce nearly ideal breakdown voltages followed by its successful 
application to 4H-SiC [109]. 
^ f t Anode 
Schottky Metal (Ti) Ar implanted edge 
termination 
Drift layer (Epilayer) 
Substrate 
Ohmic contact (Ni) 
.Cathode 
Figure 1.17: Schottky diode having Ar implanted plate edge termination 
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Floating guard ring is commonly used for silicon devices to enhance their breakdown 
voltage. This concept of using a ring around the main junction with a floating potential 
can be extended to Schottky diodes. In this case, it is convenient to use the Schottky 
barrier metal to simultaneously form floating metal rings around the main diode [1010]. 
This structure is illustrated in Figure 1.18. 
Anode 
Circular Schottky 
Field ring 
JJ 
contact (NiaSi) 
Epitaxial 4H-SiC (40 jim) 
n^ 4H-SiC (360 ^m) 
Substrate 
Ohmic contact (Ti/pt/Au) Cathode 
Figure 1.18: Schottky diode having field ring termination 
Nickel 4H-SiC Schottky diode having 50 |im epilayer exhibited blocking voltages as 
high as 4.9 kV, the highest yet reported for a SiC Schottky diode. In this thesis work 
field plate of the thermally grown Si02 and field ring of Ni metal has been realized on 
50 |im epitaxial 4H-SiC. The schematic structure is presented in figure 1.19. The details 
of the device fabrication and characterization are given in chapter 6. 
Ni as a Schottky contact 
Field plate SiO, 1 i^ieiapiate. 4 Guard ring 
n' (50 ^ni epitaxial layer) 
n^  (4H-SiC) 
eh\ Ohmic cAntact Ti/Pt/Au 
Figure 1.19: Schottky diode having both field plate and field ring termination 
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1.7 Motivation of the present work 
In the development of semiconductor technology, the hottest topic is likely to involve 
how to increase the number or decrease the size of integrated devices on a single chip 
for fastidious microelectronics application. An important research area for 
semiconductors, however, is the development of power devices. Power semiconductor 
devices are required whenever sending, transmitting or receiving almost any type of 
electromagnetic energy and electrical signal. The development of electronic devices can 
play a big role in the time of swelling power consumption and increasing environmental 
awareness. A large fraction of the consumed power never reaches the intended 
consumer but is lost, mainly as heat, during the transfer. Since much of these losses 
occurred within the actual power devices, an optimization of the same would increase 
the consumer's yield significantly. Due to large importance in such area, suitable 
semiconductor materials are continually researched. Silicon Carbide (SiC) is a wide 
bandgap compound semiconductor material that has some desirable properties to reduce 
these losses. The extremely high electric field strength of SiC can be utilized for the 
short drift region without reducing the blocking voltage. This instantly leads to a 
smaller on-state voltage drop, but also a reduction in switching loss of the devices due 
to the decreased amount of charge carriers that must be swept after blocking. Moreover, 
the wide bandgap and high thermal conductivity of SiC compared to the Silicon allow 
higher current densities and higher operating temperature of the devices. The properties 
of SiC are discussed in more detail in chapter 1. 
Since SiC offers the significant advantage over Si and other semiconductor material, it 
is still immature technology as a semiconductor material. Single crystal wafer of SiC 
has only been commercially available since around 1990 and a number of critical 
processing and material issues are still under active investigation. In addition to growth 
of the material, certain critical fabrication processes are still under intensive research, 
including high quality thermal oxide as dielectric film, activation of ion implantation 
impurities, formation of thermally stable Ohmic and Schottky contact and control of 
chemical etching process. However, new breakthrough in the area of material growth 
and technological issues has been proposed recently, which boost the development of 
SiC based device and its industrial production. In addition to the other material 
properties, Silicon Carbide is the only compound semiconductor martial which can be 
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thermally oxidized. The growth mechanism of SiOi and its reliability for device 
application is still missing. 
This thesis concerns the studies of the thermal oxidation mechanisms on 4H-SiC for 
device application (Schottky diode fabrication). The plan of the work is given below: 
• To study the thermal oxidation growth mechanism on both faces (Si-face 
and C-face) of 4H-SiC at the different temperatures. 
• To analyze the parameter affecting the growth rates on both terminating 
faces. 
• To characterize (physical and electrical) the thermally grown Si02 film on 
4H-SiC. 
• To study the electrical behavior of thermally grown Si02 under the 
influence of post oxidation annealing, temperature and illuminations. 
• To understand the actual growth mechanism and optimization of suitable 
thermal oxidation process for device application. 
<• To fabricate and characterize the 4H-SiC Schottky barrier diode using a 
suitable developed oxidation process. 
1.8 Thesis presentation 
The extensive studies of the thermal oxidation mechanisms was carried out on both 
terminating faces (Si-face and C-face) of 4H-SiC by the means of dry as well as wet 
oxidation methods for the fabrication of working 4H-SiC Schottky diode in the form of 
the thesis. It is mainly divided into 7 chapters. Chapter 1 presents a brief introduction to 
SiC material and its possible applications in variety of the electronic devices area. 
Chapter 2 explains the various experimental studies carryout on thermal oxidation in the 
present study. Chapter 3 describes the studies on characterization of thermally grown 
Si02 film by physical and electrical techniques. Chapter 4 deals with the electrical 
behavior of SiOa under the influence of post oxidation annealing (POA) in N2 ambient, 
temperature and photonic light illumination. Chapter 5 explains the studies on a 
proposed model of the thermal oxidation mechanisms for device application. Chapter 6 
demonstrates the implementation of thoroughly optimized thermal oxidation process for 
the fabrication of 4H-SiC Schottky barrier diode and device characterization. Finally, 
the thesis concludes with the conclusions of present investigations and also the scope 
for future work in the form of chapter 7. 
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XxperimentaCstvdies on tfiermaC oxidation 
of4^-SiC 
2.1 Introduction 
The thin thermally grown SiOi plays a unique role in device fabrication of Si-VLSI 
Technology. The well established growth mechanisms and continuous research to grow 
high quality Si02 on Si substrate has to lead the development of planner-Technology 
and permits the fabrication of well defined diffused or ion-implanted junctions of 
precisely controllable dimensions. Among the all wide bandgap semiconductors, Silicon 
Carbide (SiC) is the only compound semiconductor which can be thermally oxidized in 
the form of Si02, similar to the silicon growth mechanism. This means that the devices 
which can be easily fabricated on Si substrate (Power MOSFET, IGBT, MOS controlled 
thyristor etc.) can also be fabricated on SiC substrate. Moreover, a good knowledge of 
Si02/Si interface has been established and has to lead great progress in Silicon-
Technology that can be directly applied to development of SiC-Technology. 
Similar to the Silicon-Technology, high quality thin Si02 is most demanded gate 
oxide from the SiC based semiconductor industries to reduce the cost and process steps 
in device fabrication. Various oxidation process has been adopted such as dry oxidation 
[1], wet oxidation [2], chemical vapour deposition (CVD) [3], and pyrogenic oxidation 
[4-6] in order to achieve the most suitable process to realize the SiC-based MOS 
structures. To develop the basic growth mechanism of Si02 on SiC surfaces apart from 
the Si growth mechanisms, world wide numbers of researchers are intensively working 
on the above specified problems. Since SiC is a compound material of Si and C atoms, 
that is why the role of C atoms during the thermal growth of Si02 has been observed to 
be very crucial. Several studies [7-9] confirm the presence of C species in the thermally 
grown oxide, which directly affect the interface as well as dielectric properties of metal-
oxide-semiconductor structures [10]. For this reason, rigorous studies on electrical 
behavior of thermally grown Si02 on SiC play a fundamental role in the understanding 
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and control of electrical characteristics of SiC-based devices. It has been reported that 
the growth rate of SiC polytypes is much lower than that of Si [11-13]. The rate of 
reaction on the surface of SiC is much slower than that of Si under the same oxidation 
conditions. In case of SiC, another unique phenomenon has been observed that the 
oxidation of SiC is a face terminated oxidation, means the both polar faces (Si and C 
face) have different oxidation rates [14-15]. These oxidation rates are also depend on 
the crystal orientation of SiC and polytypes i.e. Silicon carbide shows an anisotropic 
oxidation nature. 
2.2 Specification of used 4H-SiC substrate 
The availability of the right kind of material has put a restriction for the fabrication of 
semiconductor devices. There are limited sources where single crystalline SiC 
substrate is available. At present, the most known firm is M/s CREE Research Inc 
USA, which is known worldwide for the supply of basic SiC substrates in 2" or larger 
diameter sizes. For the work reported thesis work, n-type 4H-SiC material was the 
obvious selection with maximum possible epitaxy layer (50 jim) on Si-face with 
lowest possible doping. Accordingly, CREE Research Inc. USA supplied the 
following structure on a 2" diameter wafer. Figure 2.1 (a) shows the schematic details 
of used 4H-SiC substrate and (b) shows the 2" wafer hold by tweezers showing 
optical transparency by looking at carrier holder through the wafer. 
14 -3>, Epitaxial layer {n (9x10'" cm 0} 
Buffer Laver 
Highly doped {n^ ^ (1x10*')} 
Resistivity-0.020 Q-cm 
i.i^ Omn 
380 urn 
(a) 
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(b) 
Figure 2.1: (a) Schematic details of 4H-SiC substrate which was used in thesis work and 
(b) A 2" diameter 4H-SiC wafer hold by tweezers showing optical transparency by looking 
at carrier holder through the wafer 
2.3 Kinetics of thermal oxidation 
2.3.1 Thermal oxidation setup 
Thermal oxidation is the proficient process in VLSI technology which is generally 
carried out in oxidation furnace (or diffusion furnace, since oxidation is basically 
based on the diffusion mechanism of oxidizing agent) that provides the sufficient heat 
needed to elevate the oxidizing ambient temperature. The fiimace which was used for 
thermal growth of Si02 on 4H-SiC is typically consisted of: 
1) a fool proof cabinet 
2) a heating assembly 
3) a flised quartz horizontal process tubes where the wafers undergo oxidation 
4) a digital temperature controller and measurement system 
5) a system of gas flow meter for monitoring involved gases into and out of the 
process tubes and 
6) a loading station used for loading (or unloading) wafers into (or from) the 
process tubes as shown in figure 2.2. 
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Figure 2.2: Schematic diagram of liorizontal oxidation furnace 
The heating assembly usually consists of several heating coils that control the 
temperature around the furnace quartz tube. There are three different zones in the 
quartz tube i.e. left, right and center. The temperature of both end zones (left and 
right) was fixed at 400 C±50 C throughout the process. For the ramp up and ramp 
down of fiimace temperature, there are three digital control systems for all three 
zones. The furnace consists of two different gas pipe lines, one is for N2 gas and other 
is for dry/wet O2 gas. To control the gas flow, there are MATHESON'S gas flow 
controllers. A quartz bubbler has been used to generate the steam using highly pure 
Dl-water. There is a temperature controller called heating mental to control the 
temperature of bubbler. Wet oxygen as well as dry oxygen or dry nitrogen has been 
passed through a quartz nozzle to the quartz furnace tube. 
2.3.2 Sample prepara t ion 
The cleaning procedure, which is generally used in Si-Technology, has been adopted for 
this work. All chemicals used in wet-chemical procedure were MOS grade. The wafers 
were treated for all three major chemical cleaning procedures i.e. Degreasing, RCA and 
Piranha. Degreasing has three conjugative cleaning steps. First, the wafers were dipped 
in 1,1,1-Trichloroethane (TCE) and boiled for ten minutes to remove the grease on the 
surface of wafers. Second, the wafers were dipped in acetone and boiled for ten 
minutes, to remove light metal ions. Third, the wafers were dipped in methanol and 
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boiled for ten minutes. Then the wafers were rinsed in de-ionized (DI) water. 
Subsequently, the standard Radio Corporation of America (RCA) cleaning procedure 
was followed. This process consisted of two stages, which is termed as standard 
cleaning-1 (SC-1) and SC-2. In SC-1, the wafers were dipped in high pH alkaline 
mixture (NH4OH, H2O2 and Dl-water) in the ration of (1:1:5) at some temperature for 
10 minutes. There are three main purpose of SC-1: (1) to remove the organic substances 
on the 4H-SiC wafer surface due to wet oxidation effect, (2) to expose the surface so 
that any trace metals can be desorbed, and (3) to enable hydrous oxide film to form and 
dissolve continuously. After SC-1, the wafers were thoroughly ringed in Dl-water and 
then dipped in 10% hydrofluoric (HF) acid for one minute to etch off any remaining 
Si02 (native oxide). The SC-2 consisted of a mixture of (HCl, H2O2 and Dl-water) in 
the ratio of (1:1:6). The wafers were dipped in the mixture for 10 minutes at some 
temperature followed by thoroughly ringed in Dl-water and native oxide removal using 
10% HF solution. The SC-2 cleaning process could able to dissolve alkali ions, water 
insoluble hydro oxide compounds and any dual trace metals that was unable to disrobe 
by SC-1. The last cleaning treatment is known as Piranha cleaning. The piranha solution 
consisted of a mixture of (H2SO4 and H2O2) in the ratio of (7:1). Then wafers are dipped 
in this solution for 15 minutes to remove any heavy metal resident on the wafer surface. 
Finally, the wafers were thoroughly rinsed in DI- water which, is followed by 10% HF 
dip. 
2.3.3 Oxidation methodology 
Thermal oxidation process was divided into six groups of different temperature range 
starting from 1050°C to IISO'^ C for different oxidation time i.e. 30, 60, 90, 120, 150 
and 180 minutes. The both oxidizing ambient (steam and dry) had been tried to analyze 
the exact behavior of thermal oxidation on both faces of 4H-SiC. The wafers were 
placed in quartz glassware known as boats, which are supported by fused silica paddles 
inside the process tube of the center zone. A boat can contain many wafers. The 
oxidizing agent comes with the contact of wafers and diffusion take place at the surface 
of substrate. This diffusion mechanism is resulted into a vast variation in oxidation rate. 
In the experiment of wet oxidation the temperature of quartz bubbler (filled with DI 
water) is always kept at constant 85°C. 0.4 LPM (liter per minutes) flow of wet 
molecular oxygen has been maintained in the helical path through out the process tube. 
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While in the experiment of dry oxidation, a continuous flow of constant dry oxygen is 
maintained throughout the process. The samples of each group were loaded and 
unloaded at 800^C in the 1.9 LPM flow of nitrogen for different time as described 
above, the ramp up and ramp down temperature of furnace 5°C/min as shown in figure 
2.3. 
Wet/dry Oxidation at 1000''C, 1050°C, 111Q"C, 1ISOV 
Time 0.5 H to 6H with step 0.5H 
Load / \ Unload 
{800°C} {800-C} 
Room Temperature 
Figure 2.3: Process flow of wet thermal oxidation 
2.3.4 Determination of oxide thickness 
The thickness of thermally grown oxide on both terminating faces was experimentally 
captured by ellipsometry technique followed by DAKTEK surface profiler 
verification. 
2.3.4.1 Basic principle of Ellipsometry 
In ellipsometry technique a polarized coherent beam of light is reflected off the oxide 
surface at some angle. In this experiment, He-Ne Laser (6328 A), was used as a source. 
The monochromatic light passes through a polarizing prism, which results in linearly 
polarized light. The polarization of light is changed by the reflection so it is now 
elliptically polarized. The reflected polarized light is then passed through another prism 
which is rotating about the axis of the light and finally onto a photodetector. This light 
is now reflected off of the sample which we wish to study. The reflected light intensity 
is measured as a function of polarization angle. By comparing the incident and reflected 
intensity and the change in the polarization angle, the film thickness was estimated. The 
output of the photodetector is displayed on a computer monitor. The principle of 
operation of an ellipsometer is illustrated by the schematic drawing of the ellipsometer 
shown in the figure 2.4 below: 
57 
Detector 
Figure 2.4: Schematic drawing of an ellipsometer 
The measured oxide thickness was plotted as a function of oxidation time, which is 
shown in figure 2.7 and 2.8. The measured thickness was verified by surface profiler 
also. 
2.3.4.2 Basic principle of surface profiler 
The profiler has sharply, pointed, conical diamond with a rounded tip stylus, resting 
lightly on the surface, is traversed slowly across it, and the up and down movement of 
the stylus relative to a suitable datum are magnified and recorded on a base representing 
the distance traversed, a graph representing the cross-section will be obtained. Figure 
2.5 shows the schematic diagram of surface profiler. Figure 2.5 (a) shows a sharp step 
on the oxidized surface which has been realized by photolithography. Figure 2.5 (b) 
shows the experimentally measured thickness of test sample. 
Oxide Thickness 
Test sample 
M 
Figure 2.5: Schematic drawing of surface profder 
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Figure 2.6: (a) Oxide step on 4H-SiC (b) Oxide thickness measurements using surface 
profiler 
2.3.5 Basic growth mechanism of 4H-SiC 
The thermal oxidation growth mechanism of SiC is described by same rules as Si, 
which is well explained by Deal and Grove [16] with some modifications. Finally, the 
growth rate equation (linear-parabolic) is the same as explained for Si-oxidation. During 
thermal oxidation of silicon carbide most of the excess carbon is believed to be removed 
from the interface through the formation of CO2, which diffuses through the oxide and 
is thereafter released fi^om the sample surface. However, some of the carbon can remain 
within the oxide and form carbon clusters or graphitic regions. Such regions near the 
Si02/SiC are expected to be electrically active and could be responsible for the interface 
states [17]. The process of SiC thermal oxidation can be divided into three steps. First, 
the oxidation of the SiC surface occurs through the interaction of an oxygen atom into 
the chemical bond of a SiC molecule. This oxygen insertion creates a Si-O-C species, 
which then splits into a CO molecule and a Si atom with a dangling bond. These CO 
molecules diffuse through the oxide of the oxide surface and react with an oxygen atom, 
creating CO2. Second, the Si atom reacts with oxygen atoms, which are at the SiC 
surface in the initial oxidation or diffuses through the oxide to the oxide SiC interface, 
forming Si02. These three processes can be summarized by the following reactions: 
SiC + O • CO + Si 
CO+0 • CO2 
Si+20 • Si02 
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Contrary to the relatively simple oxidation of Si, there are five major steps in the 
thermal oxidation of SiC. 
1. transport of molecular oxygen gas to the oxide surface 
2. in-diffiision of oxygen through the oxide film 
3. reactions with SiC at the oxide/SiC interface; 
4. Out-diffusion of product gases (e.g., CO2) through the oxide film; and 
5. removals of product gases away from the oxide surface. 
The last two steps are not involved in the oxidation of Si. The oxidation of SiC is about 
one order of magnitude slower than that of Si under the same conditions. The first and 
last steps are rapid and are not rate-controlling steps. But among the remaining steps, 
the rate-controlling step is still uncertain as discussed in several articles [12]. It has been 
reported in various research papers that the thermal growth kinetics of SiC is governed 
by linear parabolic law of Deal and Grove, as derived for Silicon [12] [18-20]. 
Xo^+AX^=B(t + T) 2.1 
Where, X denotes the oxide thickness and t is oxidation time. The quantity T 
corresponds to a shift in the time coordinate that correct for the presence of the initial 
layer of oxide thickness and A and B are constants. The above equation is a quadratic 
equation. The solution of equation can be written as 
/ x l /2 
'. t + T ^ 
A^/4B 
2.2 
A/2 
In order to observe the experiment more precise, four numbers of samples were 
oxidized at same temperature for same oxidation time. All obtained values of thickness 
are statistically plotted as the fiinction of oxidation time, which is shown in figure 2.7 
(Si-face) and Figure 2.8 (C-face). 
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Figure 2.7: Growth of thermal oxide on Si-face 
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Figure 2.8: Growth of thermal oxide on C-face 
There are two limiting case of equation 2.2 
1. For long oxidation time i.e. thick oxidation Equation 2.2 becomes 
XQ^ =Bt 
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This relation is called parabolic law and B is called parabolic rate constant. This 
limiting case is diffusion controlled case because diffusion flux becomes small in 
comparison to the substrate surface reaction flux. Here the rate of oxidation is limited 
by the availability of oxidant at the Si rich interface as well as C rich interface, which is 
controlled by the diffusion process. 
2. For short oxidation time i.e. thin oxide equation 2.2 can be written as 
Xo=4(' + r) 2.4 
A 
This relation is called linear law and the quantity B/A is called the linear rate constant 
because in this case enough oxidant is transported across the oxide layer, and the 
oxidation rate is controlled by concentration of oxidant at the surface [21]. 
Wet thermal oxidation of the C-face of 4H-SiC is systematically slower than that of Si 
for identical conditions of temperature, pressure and time. Since the oxidation rate has 
been shown to depend only feebly on the polytypes for the Si-face and not at all for the 
C-face. It is realistic to believe that although there may be small quantitative differences 
between the oxidation processes of different polytypes along the perpendicular 
directions to the bilayer stacking units. The main processes involved in oxidation are 
diffusion, interface reaction rates and so on, should be largely analogous, and so it is 
practical to discuss oxidations mechanisms without paying special attention to the 
polytypes. Figure 2.9 shows the quantitative oxide thickness up to 6 hours after 
analyzing the growth dynamic as explained above at lllO'^C. A number of oxidation 
experiments have been repeated in order to verify the previously obtained results. Wet 
and dry thermal oxidations have been performed separately at the different temperature. 
Figure 2.10 (a, b, c and d) shows the experimentally measured thermal oxide thickness 
at the different temperature as explained above by the method of wet and dry oxidation 
on Si as well as C-face. In both cases (dry and wet), a face terminated behavior has been 
observed means C-face always oxidized faster that that of Si-face under same oxidation 
condition. This discrepancy in growth rate is termed as growth rate multiplication factor 
(GRMF), means how much oxidation on C-face is faster than that of Si-face. A very 
simple equation has been formulated by just dividing the oxide thickness on C-face to 
oxide thickness on Si-face (equation 2.5). 
^o\c-face ^ r 
GRMF^—^r-^— 2.5 
^o\ Si-face 
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The growth rate multipHcation factor (GRMF) on both terminating faces has been 
calculated as a function of oxidizing ambient (dry and wet). It was observed that in case 
of dry oxidation GRMF is found in the range of 4-6, means in case of dry oxidation C-
face oxidize 4 to 6 times faster that that of Si-face. In the similar way for wet oxidation 
this GRMF is found in the range of 8-12, means in case of wet oxidation C-face oxidize 
8 to 12 times faster than that of Si-face. Figure 2.11 shows the experimentally measured 
GRMF in both oxidizing ambient. 
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Figure 2.9: Experimental growth of wet thermal oxide on both terminating face 
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Figure 2.10: (a) Plots of oxide growth profile on Si-face by wet oxidation, (b) by dry 
oxidation, (c) wet oxidation on C-face and (d) dry oxidation on C-face 
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2.4 Determination of average growtli rates 
We have applied the Deal and Grove oxidation model to the relations between oxide 
thickness X and oxidation time t. The quantitative values of the linear parameters B/A 
and parabolic parameter B in the Deal-Grove equation has been used by fitting to the 
calculated curve to the observed values in the entire thickness range. The fits are in 
general good at all of the oxidation temperatures. However, to observe the growth rate 
behavior for both terminating faces, the grown oxide is divided by its oxidation time. 
We have derived the oxidation rates dXo/dt as a function of oxide thickness for dry as 
well as wet oxidation on both terminating faces. Since we are calculating the growth 
rate of all samples after each successive experiment that's why we are calling it average 
growth rate. 
dXc 
dt 
Average-dX, 
sampleX dt sample] 
Figure 2.12 (a, b, c and d) shows the values of dXo/dt as a function of oxide thickness 
(grown by the method of wet oxidation) at various oxidation temperatures. We have 
successfully obtained the values of the oxidation rate even in the thin oxide thickness 
range of less than 10 nm by these experiments. Figure 2.13 (a, b, c and d) shows the 
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values of dXo/dt as a function of oxide thickness (grown by the method of wet 
oxidation) at various oxidation temperatures. Initial oxide growth rate of 19, 24, 35, 67 
nm/h (on Si-face) while 180, 220, 357, 374 nm/h (on C-face) have been calculated at 
lOOO'^ C, 1050°C, niO^C and 1150V respectively. Similarly, thermal oxide growth for 
dry oxidation has been found to be 12, 17,25, 42 nm/h (on Si-face) while 44.5, 81,113, 
157 nm/h (on C-face) have been calculated at 1000°C, 1050°C, 1110°C and 1150°C 
respectively. However, in the smaller thickness range, the values of dXo/dt are not 
constant but increases with decreasing oxide thickness, i.e., the oxide growth rate 
enhancement occur at any temperature in this study in both case (Si-face and C-face). It 
is evident from the above data that the nature of growth rate is parabolic for all cases 
and initial average growth rate for wet oxidation is faster than that for dry oxidation. C-
face is having the higher growth rate than that of Si-face at each oxidation temperature 
in both oxidations ambient. Figure 2.14 show the face terminated growth rate, revealing 
that the average growth rates of dry and wet oxide on Si-face is slower than that of C-
face. 
20 40 60 
I ' I ' I ' I ' I ' I ' I 
100 120 140 160 180 200 220 
Oxide Thickness (nm) 
50 100 150 200 250 300 350 400 450 500 
Oxide Thickuess (mil) 
66 
400 
350 
300 
250 
200 
150-
100 
50-
C-face 
Si-face 
W 
WetOiiaatioDof4H-SiC 
a l l l o 'C 
(c) 
1 — I — I — I — • — I — 1 — I — 1 — I — I — I — I — l — 
0 100 200 300 400 500 600 700 
Oxide Thickness (mm 
400 J 
350-
=5 300-
i 250-
£ 200-
0 
6 
a) 150-
s 
< 100-
50-
C-fac^ 
Wet Oxidation of-IH-SiC 
ollSfl'C 
• Si-face 
- ^ 
: % - . 
(d) 
— I 1 1 1 1 1 1— 
200 400 600 800 
Oxide Thickness (milI 
Figure 2.12: (a) Plots of face terminated wet oxidation growth rate at 1000 C, (b) at 
lOSOV, (c) at lllO'C and (d) at IISOV 
40-
^ 
3 
'-'30-
a5 
•s 
5 
520-
f3 
^ 
•^10-
0- | 
c 
C-face\ 
1 
• : Si-face 
\ 
^ 
— — 1 1 1 
20 
v.-
DrYOii(lationaf4H-SiC 
aimi'c 
I 
1 
40 
( 
1 
60 
)Mde T 
—1 
hi 
, 
"r-; : 
1 • 
-*~~~-^'^" 
^ - • • • - j 
(a) 
1 
80 
;kiies.s (m 
1 ' 1 ' 
100 120 
ni 
1-
SO-
TO-
2 60-
| 5 0 -
p 40-
O 
1) 
o 30-
X) 
< 2 0 -
10-
0-
« ' 
• 
C.face\ 
l_ -. _ 
\ 
Si-face ^ 
•k 
\ \ 
^ S i 
) 20 40 
\ 
\ 
D n Oxidation of 4H-SiC 
a 105(1 "C 
\ 
\ 
\ 
6 0 80 
Oxide Thic 
i 
i 
! 
• 
100 
aiess(n mi 
1 
""""""'— 
--
1 
' T" 
: 
^~-^ i , 
! 
"1 
(b) 
>0 U 0 160 
67 
120 
100 
2 80 
a 
•5 60 
o 
20 
, 
C-face 
-
*j ii-facc 
\ 
* 
, 
\ 
\ 
\ \ 
1 
! 
Dn Oxidation of 4H-SiC 
alllo'C 
\ . 
~^^ -« 
• 
1 
r - ^ . ^ 
:*-^J_.__ 
1 
' 
(c) 
1 
160-
140-
| 1 2 0 -
aioo 
f 80 
a' 
y 60 
> 4 0 - * 
2 o ^ 
0 
50 100 150 
Oxide Tluckiicss (mn) 
200 250 
—r-
50 
—I 1 1 — 
100 150 
— I — 
200 250 300 
Oxide Thickness lorn I 
Figure 2.13: (a) Plots of face terminated dry oxidation growth rate at 1000 C, (b) at 
lOSO'C, (c) at 1110"C and (d) at 1150"C 
W(t Oxidation nf4H-SiC 
fflllu'C 
1200 
1000 
< 
'" 800 I 
I 600-1 
r 
200 
- | 1 1 — 1 1 — I — I — . 1 — I — I — . — I — 1 — I 1 — I 
0 1000 2 0 0 0 3 0 0 0 4 0 0 0 5 0 0 0 6 0 0 0 7000 8000 
Oxide Thickoess (A) 
C-facA 
Dr) Oxidation of 4H-SiC 
a l l l o ' C 
Si-fac« 
(b) 
— 1 — 
500 
Oxide Tbiclknets (A ) 
Figure 2.14: Plots of oxidizing ambient terminated growth rate in wet oxidation and (b) in 
dry oxidation 
2.5 Determination of rate constants 
Thermal oxide growth rate constants have been determined by fitting the experimentally 
measured curve to the measurement made by Deal and Grove (as explained above) of 
oxide thickness as a function of oxidation time at various oxidation temperatures. In this 
experiment dry and well thermal oxidation has been performed (as explained in section 
2.3) atlOOO '^c, 1050°C, lllO'^C and IISO^C for different oxidation time. In each 
individual experiment, the value oft has been fixed to zero for all temperature range. A 
plot of oxide thickness (Xo) versus t/Xo from equation 2.1 should yield a straight line 
— I — ' — I — ' — I — I — 
1000 1500 2000 2500 
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with intercept -A and slope B. Figure 2. 15 (a) and Figure 2.15 (b) shows the Xo versus 
t/Xo plots of wet oxidation on Si-face (figure a) and C-face (figure b) of 4H-SiC. It has 
been observed that the absolute value of A increasing with decreasing oxidation 
temperature. At the same condition, the slope of the plots increases with increasing 
temperature. Measured values of these constants from the figure 2.15 are listed in table 
2.1. 
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Figure 2.15: (a) Experimentally measured curve of Xo versus t/Xo for wet oxidation on Si-
face and (b) on C-face 
Figure 2.16 (a) and 2.16 (b) are the again Xo and t/Xo for face terminated (Si-face and 
C-Face) oxidation in dry ambient at different oxidation time. The plots are straight line 
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again (as shown in figure 2.16) with intercept -A and slope B. The measured linear as 
well as parabolic rates constant are listed in table 2.2. 
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Figure 2.16: (a) Experimentally measured curve of Xo versus t/Xo for dry oxidation on Si-
face and (b) on C-face 
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Temperature ("C) 
Si-face 
(Dry oxidation) 
C-face 
(Dry oxidation) 
Si-face 
(Wet oxidation) 
C-face 
(Wet oxidation) 
1000 
0.0000748 
0.00309 
0.000158 
0.02571 
1050 
0.0001035 
0.00568 
0.00033088 
0.06825 
1110 
0.0003021 
0.01251 
0.0008830 
0.11303 
1050 
0.0006130 
0.01711 
0.00120 
0.14207 
Table 2.1: Experimentally measured Parabolic Rate Constant (B) 
Temperature ( C) 
Si-face 
(Dry oxidation) 
C-face 
(Dry oxidation) 
Si-face 
(Wet oxidation) 
C-face 
(Wet oxidation) 
1000 
0.01533 
0.05072 
0.01022 
0.04887 
1050 
0.02728 
0.11643 
0.02916 
0.14882 
1110 
0.14081 
0.34992 
0.10441 
0.40398 
1050 
0.58161 
0.93078 
0.88499 
0.61975 
Table 2.2: Experimentally measured Linear Rate Constant (B/A) 
2.6 Determination of activation energy 
The rate of any reaction depends on the temperature at which it is run. As the 
temperature increases, the molecules move faster, and therefore, they collide more 
frequently to each other. As a result of these collisions, the molecules also carried more 
kinetic energy. Thus, the proportion of collisions that can overcome the activation 
energy for the reaction increases with temperature. The only way to explain the 
relationship between temperature and the rate of a reaction is to assume that the rate 
constant depends on the temperature at which the reaction is run. In 1889, Swedish 
scientist Svante Arrhenius showed that the relationship between temperature and the 
rate constant of a reaction. Arrhenius's research was a follow up of the theories of 
reaction rate by Serbian physicist Nebojsa Lekovic. Activation energy may also be 
defined as the minimum energy required to start a chemical reaction. The activation 
energy of a reaction is usually denoted by Eg, and given in units of kilojbules per mole 
or in eV. 
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K = Ze RT 2.6 
Where, K is the rate constant for the reaction, Z is a proportionaHty constant that varies 
from one reaction to another, Ea is the activation energy for the reaction, R is the ideal 
gas constant in joules per mole kelvin, and T is the temperature in kelvin. 
The Arrhenius equation can be used to determine the activation energy for a reaction. 
Taking the natural logarithm of both sides of the equation we get 
\n{K) = HZ)-^ 2.7 
Kl 
This equation is then to fit as the equation for a straight line. 
Y = mX + C 2.8 
R 
M^ + ln(Z) 2.9 
According to this equation, a plot of In (K) versus 1/T should give a straight line with a 
slope of- Ea/R, from which the value of activation energy can easily be determined. 
Figure 2.17 (a) and (b) shows the straight line tendency of linear rate constant (B/A) 
with 1/T. Using above equation activation energy has been calculated on both faces of 
4H-SiC for wet oxidation as well as dry oxidation and are listed in table 2.3. Similarly, 
using parabolic rate constant the rate constants are plotted with 1/T (figure 2.18 (a) and 
(b)) and the activation energy on both terminating faces has been calculated and 
presented in table 2.3. 
The linear rate constants B/A show the apparent activation energy of 2.81 eV (dry 
oxidation on Si-face), 2.274 eV (dry oxidation on C-face), 2.677 eV (wet oxidation on 
Si-face) and 2.131 eV (wet Oxidation C-face). Similarly parabolic rate constant B show 
the apparent activation energy of 2.86 eV (dry oxidation on Si-face), 2.0261 eV (dry 
oxidation on C-face), 2.505 eV (wet oxidation on Si-face) and 1.539 eV (wet Oxidation 
C-face). It has been found that the activation energy of C-face in both oxidations 
ambient is always less than that of Si-face, which clearly indicates a face terminated 
mechanism. Hence different oxidation rates on both faces of 4H-SiC, may be attributed 
to different activation energies found at both faces. 
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Activation 
energy (Ea) 
From linear rate 
constant (B/A) 
From parabolic 
rate constant (B) 
Si-face 
(Dry oxidation) 
2.81 eV 
2.86 eV 
C-face 
(Dry oxidation) 
2.274 eV 
2.0261 eV 
Si-face 
(Wet oxidation) 
2.677eV 
2.505 eV 
C-face 
(Wet oxidation) 
2.131 eV 
1.539 eV 
Table! J : Experimentally measured value of Activation Energy (Ea) in linear region and 
parabolic region 
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2.7 Conclusions 
This chapter presents a systematically experimental study of the thermal oxide 
mechanism on 4H-SiC. On the basis of experimental results obtained, he following 
conclusions has been drawn. 
• Thermal oxidation is a process that incorporates the interaction of molecular 
oxygen with oxidizing species, which are present on the substrate surface. The 
different mechanisms, through which oxygen is incorporated in the bulk and 
interface oxide regions during thermal oxidation of 4H-SiC, is namely the 
reaction with the SiC substrate and consumption of carbon clusters at both 
terminating faces. 
• A face terminated oxidation behavior has been observed which indicates that the 
oxidation growth rate on C-face is faster than that of Si-face. 
•> In the thermal oxidation process of 4H-SiC, Si-face remains silicon rich face and 
C-face remains carbon rich face. This known observation indicates towards 
discrete nature of oxidation mechanism. 
• The growth rate multiplication factor (GRMF) has been calculated for both 
oxidizing ambient (dry and wet). It has been concluded that in case of dry 
oxidation GRMF is found in the range of 4-6, means in case of dry oxidation C-
face oxidize 4 to 6 times faster than that of Si-face. Similarly, for wet oxidation 
this GRMF is found in the range of 8-12, means in case of wet oxidation C-face 
oxidize 8 to 12 times faster than that of Si-face. 
• It has been observed that the nature of growth rate is parabolic for all cases and 
initial average growth rate for wet oxidation is always faster than that of dry 
oxidation. 
<• It has been observed that the absolute value of rate constant (A) increases with 
decreasing oxidation temperature. At the same condition, the slope of the plots 
increases with increasing temperature means the value of rate constant B, 
increases with increasing temperature. 
• The activation energy at both faces of 4H-SiC has been calculated using 
Arrhenius plots. It has been found that the activation energy of C-face for both 
oxidations ambient is always less than that of Si-face, which clearly indicates a 
face terminated mechanism. 
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3.1 Introduction 
Reliability and quality of any thin film are most researched issue in the development of 
device fabrication technology. In this chapter, thermally grown SiOa layer on 4H-SiC 
substrate (as explained in chapter 2) has been characterized by different techniques. The 
faces of hexagonal polytypes of SiC are always terminated into silicon rich and carbon 
rich faces. The oxidation mechanisms on Si-face and C-face have been found to be very 
different, however still maintaining SiOa composition on both the faces. The kinetics of 
the oxidation mechanism on the two faces had been studied and presented in chapter 2. 
In this chapter, the efforts have been made to understand the oxidation phenomenon by 
characterizing the thermally grown SiOi on Si-face of 4H-SiC. The polar faces of SiC 
have different atomic density and roughness. Results of morphological variation of SiO: 
on Si-face and the C-face dominates the face terminated wet thermal oxidation of 4H-
SiC. The quality of grown Si02 has been determined by realizing the MOS type 
structure. The gate current might affect the performance of devices that employ a Metal 
Oxide Silicon Carbide (MOSiC) structure, and it can be a dominating factor in the 
device down-scaling. The basic principle of the Metal Oxide Semiconductor (MOS) 
scaling indicates that when we reduce the lateral dimension of MOS devices, the 
vertical dimension must be modified according to the device dimension. This reduction 
in oxide thickness causes a different type of current conduction through this insulator, 
which depends exponentially on the thickness of the oxide and applied electric field. 
The inter band turmeling occurs because of the finiteness of the height and width of the 
oxide barrier. Investigation of the current-voltage (I-V) characteristics seemed to 
provide a more adequate method for distinguishing between the different mechanisms 
of charge transport. The mechanisms for dc conductivity at low and high electric fields 
in amorphous as well as crystalline materials have been discussed in the literature. Four 
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main mechanisms liave been proposed for the observed behavior: direct tunneling (DT), 
Schottky emission (SE), Fowler-Nordheim (FN) tunneling or Poole-Frankel (PF) 
conduction, depending upon the magnitude of oxide thickness, defect at interface and 
polarity of the applied gate voltage [1-3]. Charge management in Si02 of MOSiC 
structures is important parameters that affect their main electrical parameters. When a 
voltage is applied across MOSiC structures, the combination of interfacial oxide layer, 
depletion, accumulation, and inversion layers of devices will share the applied voltage. 
Capacitance-Voltage (C-V) measurement technique is one of the most eminent tools to 
extract the bulk properties of Si02 as well as Si02/4H-SiC interface properties. 
Presently, thermal grown SiO: with an ultra-low leakage current is commonly used as 
the material for the gate oxide for device application [4-9]. 
In this chapter, the reliability and quality of thin thermally grown Si02 with 
thickness variation, on 50 |im epitaxial layer on Si-face of 4H-SiC (0001) has been 
examined by different methods. Wet thermal oxidation technique has been used to grow 
Si02 at a fixed temperature of 1110*^ C for different oxidation time. Physical and 
elemental characterization has been performed and presented in next section. A brief 
introduction and adopted procedure to characterize the samples are presented just before 
the results and discussions. Experimental details of sample preparation, fabrication of 
test structures and electrical measurement methodology, current conduction 
mechanisms, extraction of different oxide charges acquired results with discussion are 
mentioned in the section thereafter, which is followed by conclusions. 
3.2 Physical and elemental characterization 
3.2.1 Roughness analysis 
The surface roughness on thermally grown oxide as well as bare surface of both 
terminating faces has been experimentally captured by DAKTEK surface profiler. The 
profiler have sharply, pointed, conical diamond with a rounded tip stylus, resting lightly 
on the surface, is traversed slowly across it, and the up and down movement of the 
stylus relative to a suitable datum are magnified and recorded on a base representing the 
distance traversed, a graph representing the cross-section is obtained. The details of the 
measurement and operation of surface profiler has been given in chapter 1 (section 
2.2.5). Figure 3.1 shows the surface texture of test sample. 
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3.2.1.1 Results and discussion 
The above surface texture methodology has been applied to all test samples. Surface 
roughness of all oxidized samples has been analyzed. It has been observed that the 
surface roughness on Si-face is always less than that of C-face. Figure 3.2 and 3.3 
shows, the plots regarding the roughness of thermal oxide covered substrate, which is 
always greater than its bare surface. The surface analysis has been performed by the 
examination of the correlation between the heights of the surface points through the 
height to height correlation functions with the nearest atom. The average oxide 
roughness on Si-face is found to be 30 to 50 A where as C-face has 200 to 250 A. This 
roughness of the oxide on C-face as well as Si-face is the extended from the bare 
surfaces of the individual face prior to thermal oxidation. The chemistry of each face 
influences the oxidation mechanism resulting into vast variations in the oxidation rates 
on the faces [10]. 
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3.2.2 Topographical analysis 
3.2.2.1 Basic principle of Atomic Force Microscope (AFM) 
Atomic Force Microscopy (AFM) [11, 12] is a form of scanning probe microscopy 
(SPM) where a small probe is scanned across the sample to obtain information about the 
samples surface. The information gathered from the probe's interaction with the surface 
can be as simple as physical topography or as diverse as measurements of the materials 
physical, magnetic or chemical properties. These data are collected as the probe is 
scarmed in a raster pattern across the sample to form a map of the measured property 
relative to the X-Y position. Thus, the AFM microscopy image shows the variation in 
the measured property, i.e. height or magnetic domains, over the imaged area. Figure 
3.4 shows the schematic diagram of AFM instrument. 
I—T" Detector and feedback 
Electronics 
Cantilever &Tip 
PZT Scanner 
Figure 3.4: Schematic of AFM instrument configurations 
The AFM probe has a very sharp tip, often less than 10 nm diameter, at the end of a 
small cantilever beam. The probe is attached to a piezoelectric scanner tube, which 
scans the probe across a selected area of the sample surface. Interatomic force between 
the tip and the samples surface cause the cantilever to deflect as the sample's surface 
topography (or other properties) changes. A laser light reflected from the back of the 
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cantilever measures the deflection of the cantilever. This information is fed back to 
computer, which generates a map of topography and/or other properties of interest. 
Areas as large about 100 ^ m square to less than 100 nm square can be imaged. 
Contact Mode AFM- The probe is scanned at a constant force between the probe and 
the sample surface to obtain a 3D topographical map. When the probe cantilever is 
deflected by topographical changes, the scanner adjusts the probe position to restore the 
original cantilever deflection. The scanner position information is used to create a 
topographical image. Lateral resolution of <1 nm and height resolution of 0.1 nm can be 
obtained. 
Intermittent contact (Tapping Mode) AFM- In this mode, the probe cantilever is 
oscillated at or near its resonant frequency. The oscillating probe tip is then scanned at a 
height where it barely touches or "taps" the sample surface. The system monitors the 
probe position and vibrational amplitude to obtain topographical and other property 
information. 
There is some other microscopy associated with AFM like; Lateral Force 
Microscopy, Phase Detection Microscopy, Magnetic Force Microscopy and so on. 
These are some typical application of AFM. 
> 3D-topography of IC device 
> Roughness measurements for chemical mechanical polishing 
> Analysis of microscopic phase distribution in polymers 
> Mechanical and physical properties measurements for thin films 
> Imagining of submicron phases in metals 
> Defect imaging in IC failure analysis 
In this thesis AFM has been used for the surface topography analysis of the thermally 
grown Si02 on 4H-SiC. The line analysis has been performed on both faces of oxidized 
4H-SiC substrate using commercial image analysis software. 
3.2.2.2 Results and discussion 
A 4H-SiC sample treated for the oxidation time of 60 minutes has been considered in 
this particular section. Atomic scale surface morphology of the oxide layer on C-face 
and Si-face was captured by employing AFM in contact mode. The sample was imaged, 
before and after the oxidation, at many different locations on the surface, in order to 
obtain an average value for the roughness and the other parameters (vertical correlation 
length, lateral correlation length, roughness exponent). The AFM makes use of a 
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sample-moving scanning device using stacked X-Y and Z stages operating with 
interferometer and capacitance-based controls of displacements. Image analysis was 
carried out using nanotech WSxM image analysis software. Figure 3.5 (a) shows a 
surface image (scan length 50x50 nm) of oxidized Si-face whereas figure 3.5 (b) shows 
on C-face (same scan length). It has been observed that Si-face always exhibits a 
smoother topography than C-face owing to its epitaxial nature. The surface roughness 
measured from surface profiler has been verified with AFM measurements, which 
revealed almost same values. 
Besides measuring surface topography, the other surface physical properties such as 
atomic arrangement and hardness are measurable with the AFM. In the AFM, it is 
possible to vibrate the stylus as it is scanned over a surface. Then by measuring the 
change in phase between the modulating signal and the signal coming from the photo-
detector, images of surface hardness are obtained. In this technique, both the surface 
topography and surface hardness image are acquired simultaneously. In these 
experiments, the oxidized surface has been analyzed in atomic level scan area (8 x8 
nm). Line analysis has been performed in order to know the atomic density of oxidized 
surface on both faces (line length 4 nm). An amorphous type structure has been 
observed of both oxidized faces. 14 numbers of atoms have been found along 4 nm of 
line length (figure 3.6 (b)) in case of oxidized C-face while 9 atoms have been found in 
case of oxidized Si-face for same line length (figure 3.7 (b)). Figure 3.6 (a) shows the 
atomic nanograph of oxidized sample on Si-face with its 3D image. Figure 3.7 (a) 
shows the atomic nanograph of oxidized sample on C-face with its 3D image. On the 
basis of above line analysis it is clear that C-face has higher atomic density than that of 
Si-face [13]. 
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Figure 3.7: (a) Atomic nanograph of C-face of 4H-SiC and 3D-repersentation 
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3.2.3 Elemental analysis 
3.2.3.1 Basic principle of Energy Dispersive Spectroscopy (EDS) 
Energy Dispersive X-ray Spectroscopy (EDX or EDS) [14, 15] is a chemical 
microanalysis technique used usually in conjunction with scanning electron microscopy 
(SEM) or transmission electron microscopy (TEM). The EDX technique detects x-rays 
emitted from the sample during bombardment by an electron beam to characterize the 
elemental composition of the analyzed volume. Features or phases as small as 1 |im or 
less can be analyzed. 
When the sample is bombarded by the SEM's electron beam, electrons are 
ejected from the atoms comprising the samples surface. The resulting electron vacancies 
are filled by electrons from a higher state and an x-ray is emitted to balance the energy 
difference between the two electrons states. The x-ray energy is characteristics of the 
element from which it was emitted. Figure 3.8 shows the details of schematic 
presentation of EDS system. 
Electron beam 
Specimen 
> 
Data 
Output 
Computer 
Amplifier 
Electron beam 
X-rays 
4^ 2 
X-rays 
^ 1 
Test sample 
Display 
Figure 3.8: Schematic presentation of EDX system 
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The EDS x-ray detector measures the relative abundance of emitted x-ray versus their 
energy. The detector is typically lithium-drifted silicon, solid state device. When an 
incident x-ray strikes the detector, it creates a charge pulse that is proportional to the 
energy of the x-ray. The charge pulse is converted to a voltage pulse (which remains 
proportional to the x-ray energy) by a charge-sensitive preamplifier. The signal is then 
sent to a multichannel analyzer where the pulses are sorted by voltage. The energy, as 
determined from the voltage measurements (for each incident x-ray) is sent to a 
computer for display and further data evaluation. The spectrum of x-ray energy counts 
is evaluated to determine the elemental composition of the sampled volume. 
In this thesis work EDS has been used in the investigation of the composition of 
oxidized 4H-SiC substrate. EDX measurements have been carried out along with SEM. 
3.2.3.2 Results and discussion 
All types of analytical information (Qualitative Analysis, Quantitative Analysis and 
Elemental Mapping) have been analyzed in this section. The Qualitative analysis of the 
samples has been collected by comparing the x-ray energy values of the EDX spectrum 
are with known characteristic x-ray energy values to determine the presence of an 
element in the sample. The quantitative results have been obtained from the relative x-
ray counts at the characteristic energy levels for the sample constituents. For the 
elemental mapping, the characteristics x-ray intensity is measured related to lateral 
position on the sample. Variations in the x-ray intensity at any characteristic energy 
value indicate the relative concentration for the applicable element across the surface. 
The thermally oxidized Si02 films have been grown by wet and dry thermal oxidation 
method. The EDX analysis has been performed on oxidized Si-face of 4H-SiC. Figure 
3.9 shows the EDS spectrum of bare Si-face of 4H-SiC. The present composition on Si-
face of 4H-SiC is summarized in Table 3.1. 38.91% and 60.16% atomic % of Si and C 
atoms respectively has been found. The presence of native oxide has been also observed 
in the form of 0.92 atomic % 0. Figure 3.10 shows, the EDX spectrum of thermally 
grown Si02 film. The thermal oxidation has been performed for 30 minutes at 1110°C 
temperatures in dry oxidation atmosphere. The compositions of present elements are 
listed in table 3.2. Due to the formation of Si02, the composition of Si atoms has been 
reduced in the film. In the similar way figure 3.10 shows the EDX spectrum of 
thermally grown SiOa film. The thermal oxidation in this case has been performed for 
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30 minutes at 11 IOC temperatures in steam ambient. The present elemental 
composition in this film is listed in table 3.3. Due to the fast oxidation rate of wet 
oxidation, the atomic % of Si has been again reduced. The most important thing, which 
has been observed in both cases of oxidation, is that the presence of C-species. During 
thermal oxidation of silicon carbide most of the excess carbon is believed to be removed 
from the interface through the formation of CO/CO2, which diffuses through the oxide 
and is thereafter released from the sample surface. However, some of the carbon can 
remain within the oxide and form carbon clusters or graphitic regions, which have been 
clearly demonstrated in this section. The presence of these C clusters can influence the 
device performance. A suitable process has been developed to reduce these C-species 
from the grown films, which is described in chapter 5 of this thesis. 
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Figure 3.9: Energy Dispersive Spectroscopy (EDS) on Si-face of 4H-SiC bare surface 
Element 
CK 
OK 
SiK 
Totals 
Weight% 
39.48 
0.81 
59.71 
100.00 
Atomic% 
60.16 
0.92 
38.91 
Table 3.1: Present composition on Si-face of 4H-SiC bare surface 
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Figure 3.10 Energy Dispersive Spectroscopy (EDS) on SiO^ film grown by dry oxidation 
method 
Element 
CK 
OK 
SiK 
Totals 
Weight% 
32.31 
10.34 
57.35 
100.00 
Atomic% 
50.02 
12.01 
37.97 
Table 3.2: Present composition in Si02 film grown by dry oxidation 
Figure 3.11 Energy Dispersive Spectroscopy (EDS) on SiOj film grown by wet oxidation 
method 
Weight% 
23.09 
32.34 
44.57 
100.00 
Atomic% 
34.76 
36.55 
28.69 
Element 
CK 
OK 
SiK 
Totals 
Table 3.3: Present composition in Si02 film grown by wet oxidation 
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3.3 Electrical characterization 
3.3.1 Current conduction mechanisms through Si02 
The quality of thermally grown Si02 on a thick epitaxial 4H-SiC substrate has been 
electrically characterized by current-voltage (I-V) technique. These grown layers on 
4H-SiC have been sandwiched between two metal electrodes. Based on oxide thickness 
and applied electric field a different type of current conduction mechanisms have been 
observed and presented in this section. 
3.3.1.1 Brief theory of Direct Tunneling 
Schrodinger equation describes that there is a finite probability that a particle can tunnel 
through a non-infinite potential barrier. As the width of potential barrier decreases, the 
probability of particles (electrons and holes) penetrating through the barrier by 
quantum-mechanical tunneling, rises exponentially. In sufficiently thin oxides (below 5 
nm), direct quantum mechanical tunneling through the potential barrier can occur. This 
quantum-mechanical phenomenon can easily be understood by recognizing that the 
electron or hole wave fiinction cannot immediately stop at the barrier (Si02/4H-SiC 
interface), but rather it decreases exponentially into the barrier with a slope determined 
by the barrier height. If the potential barrier is very thin, there is non-zero amplitude of 
the wave function remaining at the end of the barrier means a non-zero probability for 
the electron or hole to penetrate the barrier. It is well known that the barrier heights of 
hole tunneling in the Si02 layer from the metal gate and from the Si substrate are higher 
than the corresponding values for electrons, moreover, the hole mobility in Si02 is 
lower than the electron mobility, therefore the main contribution to conduction in Si02 
is due to electrons. Since in n-type 4H-SiC mobility of electrons is much higher than 
that of hole, therefore, the described conduction mechanism in case of Si can be fully 
applied to 4H-SiC. The metal/Si02 and Si02/4H-SiC interfaces are at the position X = 0 
and X = toxt respectively, in our notation. Voxt = V (0)-V (text) is the voltage drop in the 
oxide layer, where V(x) is the potential in the oxide at position X. 
At low gate voltages (figure 3.12 (a)), electrons can move from the gate metal 
through Si02 to the 4H-SiC substrate only by tunneling directly the entire oxide 
thickness i.e. by tunneling the trapezoidal potential barrier between gate and 4H-SiC 
substrate. The quantum-mechanical phenomenon of a trapezoidal barrier tunneling is 
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termed as direct tunneling effect. It contributes significantly to the conduction through 
the Si02 only in ultra thin oxide layers (toxt< 5 nm). 
At higher gate voltage (figure3.12 (b)), the band bending causes the potential 
barrier shape to become triangular. Electron tunnel from the gate to the Si02 conduction 
band, through the triangular potential barrier and finally, move in the Si02 conduction 
band to the 4H-SiC substrate. The conduction mechanism through a triangular potential 
is called Fowler-Nordheim (F-N) tunneling, which is described in next section. 
-FM 
Metal 
q.Vo 
SiO, 
4H-SiC 
(a) 
Ec 
• E F 
Ev 
oxt 
-FM 
Metal 
4H-SiC 
(b) 
Ec 
• E F 
Ev 
Figure 3.12: (a) The band diagram of negative gate bias the closed circle represents one 
electron injected from gate to the SiC conduction band through trapezoidal energy barrier 
(b) tunneling across triangular energy barrier 
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3.3.1.2 Brief theory of Fowler-Nordheim tunneling 
Fowler-Nordheim tunneling in metal oxide semiconductor (MOS) can be observed 
when the oxide thickness will be less than 50 nm, the oxide potential barrier is usually 
assumed to be a triangular one, free of charge gate insulator. As a consequence, when 
we apply a uniform electric field across the MOS structure and thickness of the 
potential barrier at the semiconductor Fermi level and the potential (j)(x), at the distance 
x from semiconductor/oxide interface vary linearly with the applied voltage. 
Direction of 
charge flow 
FM 
Figure 3.13: Energy band diagram for F-N tunneling 
The insulating region is separated by an energy barrier with barrier height q(j)B, 
measured from the Fermi energy of metal to the conduction band edge of the insulating 
layer. The distribution functions at both sides of the barrier are indicated as in the figure 
3.13. In the derivation of current density (J) as a function of applied voltage we have to 
consider some assumptions like effective-mass approximation, parabolic bands and 
conservation of parallel momentum [7]. The net tunneling current density from metal to 
semiconductor can be written as the net difference between current flowing from the 
metal region to the semiconductor region and vice versa. This expression for current 
density is usually written as an integral over the product of two independent parts, 
which only depend on the energy perpendicular to the interface: the transmission 
coefficient T (E) and the supply fiinction N (E). 
J = 
ATun^-'^ ^ 
^ TT{E)N{E)dE 3.1 
This expression is known as Tsu-Esaki formula. This model has been proposed by 
Duke and was used by Tsu and Esaki for the modeling of tunneling current in resonant 
tunneling devices. The calculation of current density requires not only the knowledge of 
the energy dependent transfer coefficient, but also the energy dependent electron 
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probability (supply function). Using the Tsu-Esaki formula for current density the 
Fowler-Nordheim formula can be derived as: 
f 
JoAE dielQXp B 
\ 
^diel J 3.2 
Where, Ediei denotes the electric field in dielectric, A and B are constants dependent on 
barrier configuration for oxide layer separated by metal and semiconductor, the 
constants A and B are given by: 
A^- q '"eff & B = 
4J2/WJ,„(9(DB) ' 
3.3 8OT?dj^|/!^B " - 3hq 
Where, ^B is the height of the potential barrier measured from the Fermi level of 
metal to the conduction band in the dielectric, miff is the effective electron mass in 
electrode material and mdiei is the effective electron mass in the dielectric material. This 
physical model has been directly applied to in order to establish the validation of 
Fowler-Nordheim tunneling with the oxide thickness limit. 
3.3.1.3 Brief theory of Schottky emission 
The Schottky emission is an electrode limited process occurring across the interface 
between a semiconductor (or metal) and an insulating film as a result of barrier lowering 
due to the applied electric field and the image force as shown in figure 3.15. Normally, 
the S-E current conduction process is an electrode-limited conductivity that depends 
strongly on the barrier between the metal and insulator and has the proclivity to occur 
for insulators with fewer defects. 
FM 
Figure 3.14: Energy band diagram for Scliottky emission in MOSiC structure 
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Schottky emission from the metal cathode or from the oxide states is assumed to be the 
limiting mechanism for filling or emptying the oxide traps. For the emission from a 
semiconductor the Schottky emission current conduction is given by [16] 
* 2 
JocA T Eexp 
-q\h-h^i^^^i] 
kT 3.4 
Where, J is the current density; A* is effective Richardson constant; T, the absolute 
temperature; q, the electronic charge; (t)B, the potential barrier at the metal and insulator 
interface; E, electric field in insulator; z\, dielectric constant; and k, the Boltzmann 
constant. 
The potential barrier lowering in the MOSiC structures caused by image forces as 
shown in figure 2 is often neglected in the calculation of the tunneling current, based on 
an argument that for large barriers in the case of semiconductor and insulator the image-
force lowering of the barrier is very small, and this was supported by experimental 
evidence at the time. In case of very thin oxides, however, this might not be the case, 
and the barrier lowering can have an impact on the calculation of the tunneling current. 
The potential barrier lowered with respect to ideal structure has been termed to an 
effective trapezoidal barrier in order to account for image force effect. The image-
barrier height lowering can be described by: 
Where, AOB is the image-barrier height lowering, and E „ is the applied electric field at 
the metal-semiconductor interface, so is permittivity of vacuum and Sr relative dielectric 
constant of insulating layer. 
3.3.1.4 Brief theory of Poole-Frenkel conduction 
Classical theory of Poole-Frenkel Conduction 
In ideal metal oxide semiconductor diode, it is assumed that current conduction through 
the insulator is zero. Real insulator, however, show the current conduction mechanism 
which may the function of thickness of the insulator or applied electric field or both. In 
the classical Poole-Frenkel conduction model effective mechanism can be analyzed by 
the analogue of Schottky emission [17] where as transport of charge carriers is governed 
by trapping and de-trapping in the forbidden band gap of an insulator, which reduces the 
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barrier on one side of the trap. At zero electric field amount of free charge carriers can 
be determined by the trapped ionization energy (q^), which is the amount of energy 
required for the trapped electron to escape the influence of the positive nucleus of the 
trapping center when no field is applied. When electric field is applied, the ionization 
energy of trapping center decreases in the direction of applied electric field by the 
amount of A(t)B=3E"^  as shown in figure 3.15. As the electric field increases, the 
potential barrier decreases on the right side of the trap, making it easier for the electron 
to vacate the trap by thermal emission and enter the quasi-conduction band of the crowd 
material. Quasi-conduction band edge is the energy at which the electron is just free 
from the influence of the positive nucleus. The term quasi-conduction is generally used 
in amorphous solid, which have no real structure. In MOSiC structure, of course, 
electron would escape from gate metal to the conduction band of semiconductor through 
the insulator. Since we will deal here with the P-F mechanism in amorphous dielectrics, 
we will refer to its quasi-conduction band. For the Poole-Frenkel conduction 
mechanism to occur the trap must be neutral when filled with an electron, and positively 
charged when the electron is emitted, the interaction between positively charged trap 
and electron giving rise to the Coulombic barrier. On the other hand, a neutral trap that 
is, a trap which is neutral when empty and charged when filled will not show the Poole-
Frenkel effect. 
According to the Poole-Frenkel model, the magnitude of the reduction of trap barrier 
height due to the applied electric field as shown in figure 3.15 is given by 
Ag(f> = j3ylE 3.6 
Where P is Poole-Frenkel constant, is given by 
/) = j - ^ 3.7 
Finally, quasi conduction band edge is lowered or in other words, the trap barrier height 
is reduced due to the applied electric field. From Equation 3.7, it is clear that P is a 
material parameter, depending on the dielectric constant. Therefore, materials with 
larger dielectric constants will be less sensitive to the field-induced trap barrier lowering 
effect in the P-F conduction. 
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Electric field 
Figure 3.15: Coulombic potential distribution in the presence of applied electric field 
showing the Poole-Frenkel effect 
Poole-Frenkel Conduction in MOSiC structure 
P-F conduction mechanism is most often observed in amorphous materials, particularly 
dielectrics, because of the relatively large number of defect centers present in the energy 
gap. In fact, the particular host material, where the defects reside, can basically be 
viewed as acting only as a medium for localized defect states. Transformation of charge 
is therefore, mainly between localized electronic states [18]. Thus it is reasonable to 
expect the P-F effect to occur, at least to some extent, in any dielectric. The main 
physical properties effecting the current conduction in different dielectrics are the 
relative dielectric constant, Sr, and the ionization potential. The P-F conduction effect 
has been observed in many dielectric materials, which are used in microelectronic 
device fabrication. For example, in Si3N4 films, the dominating current transport 
mechanism is the P-F conduction. The thin films with high dielectric constants, such as 
Ta205 and BaSrTiOs, which hold great potential for use as the gate oxide in DRAMs, 
have shown that current conduction in these materials is bulk-limited which is governed 
by the P-F conduction. Currently, one of the most important dielectric materials used in 
microelectronics is SiOa, which can be easily thermally grown on SiC substrate. 
Figure 3.16 shows the P-F conduction in MOSiC structure that is basically a 
parallel plate capacitor. The trapezoidal band diagram of MOSiC structure drawn for the 
silicon dioxide layer is replaced in figure 3.15 by a random distribution of Coulombic 
traps in the vicinity of the quasi-conduction band edge as shown in figure 3.16. The 
dashed line indicates the quasi-conduction band of the oxide in the absence of any traps. 
When an electric field is applied as shown, the trapped electrons can enter the oxide's 
quasi-conduction band by the Poole-Frenkel mechanism and flow from the oxide across 
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the SiC/Si02 interface into the silicon carbide conduction band edge. The Poole-Frenkel 
effect can be observed at the high electric field. The standard quantitative equation for 
P-F conduction is 
JaEexp -q\h-h^^^^i) 
kT 3.8 
Where, J is the current density; T, the absolute temperature; q, the electronic charge; (J)B, 
the potential barrier at metal and the insulator interface; E, electric field in insulator; si, 
dielectric constant; and k, the Boltzmann constant. 
Electric Field 
A 
Metal Oxide 
Silicon Carbide 
Figure 3.16: Energy band diagram for Poole-Frenkel conduction in MOSiC structure 
having multiple Coulombic traps 
3.4 Fabrication of test structures to characterize Si02 
A 2" diameter 4H-SiC (0001) epitaxy wafer of n/n"^  type 8*^  off-axis oriented has been 
cut into several pieces using a special dicing blade from M/s DISCO Japan. Prior to 
loading in a quartz furnace for the oxidation, Degreasing, RCA and Piranha chemical 
cleaning treatment was given to all samples. Samples were loaded for oxidation at 
800 C with a flow of nitrogen. Temperature of the furnace was increased to 1110 °C and 
nitrogen flow was stopped while wet O2 was flown for the required time of oxidation. 
Temperature of the furnace was decreased to 800 °C and the samples were unloaded. 
This was repeated for each batch of samples with varying oxidation time from 30 
minutes to 360 minutes. Oxide thickness on each sample was recorded using 
ellipsometer. In order to fabricate the MOS structure oxide layer from the c-face or n" 
side of 4H-SiC has been removed using buffer oxide etchant (BOE) by protecting the si-
face with photoresist. Ohmic contact has been performed on the c-face with the 
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composite layer of Ti (300A) and Au (2000 A) by e-Beam evaporation method in the 
•7 
vacuum range of 10' torr. Gate metal contact over the different thickness of Si02 has 
been performed using Ni (1500 A) by the same metallization method and same vacuum 
range. Chips, carrying arrays of MOS structures on individual chip has been packaged 
on TO-8 headers. Silver conductive paste has been used for the chip bonding to TO-8 
header while gold wire of 1.0 mil diameter has been used for wire bonding from chip to 
post. The wire has been bonded using a West bond's ball to wedge bonder. Chips, 
carrying arrays of MOS structures on individual chip have been tested and characterized 
by fully automated HP 4 HOB pA meter/ DC voltage source on Lab VIEW platform. 
Current-Voltage characteristics have been performed in forward mode. The gate voltage 
was varied from 0 to 5 V and current was recorded accordingly. 
Ni(2000A) 
Thermally grown SiO-, 
n epitaxy (50 ^m) 
+ n 4H-SiC 
Ti/Au (300 and 2000A) 
Figure 3.17: Schematic of metal-oxide-silicon carbide (MOSiC) structure 
Figure 3.18: 4H-SiC samples treated for different oxide thickness 
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3.5 Experimental analysis of current conduction mechanisms 
through Si02 
A number of current conduction mechanisms occur when insulating films are 
sandwiched between two electrodes. In order to incorporate the quality of oxide, the 
identification of the dominant current conduction mechanism is important in 
understanding the current-voltage characteristics of the structure being studied. There 
are two broad categories to describe these mechanisms: electrode-limited and bulk-
limited. Electrode limited or barrier-limited mechanisms operate in the vicinity of the 
interface between the insulator and the contacts. The transport of the charge carrier into 
the insulator limits the current conduction. Schottky emission and Fowler-Nordheim 
tunneling are the most prominent examples of these types of mechanisms. In the bulk-
limited case, the current is limited by the transport of carriers through the insulator. In 
other words, sufficient numbers of carriers are injected into the insulator, but they 
experience difficulty in reaching the other electrode due to bulk transport limitations. 
3.5.1 Analysis of Fowler-Nordheim (F-N) tunneling 
In order to study the acceptability of the current conduction mechanisms produced by 
Fowler-Nordheim tunneling, we have plotted current density with respect to the applied 
electric field according to equation 3.4. The interpretation of current conduction 
mechanisms from the experimental data has been done by using the measured forward 
I-V characteristics across MOSiC structure. The experimental details and 
characterization methodology is explained in secfion 3.4. A curve between In (J/E )^ 
versus 1/E was plotted for each sample. The tendency of each curve was observed linear 
over the oxide thickness limit. Figure 3.19 shows the current voltage characteristics 
across MOSiC structure for different gate oxide thickness starting from 23.7 nm to 61.4 
nm. This plot revealed that the resistance of the bulk material increases with oxide 
thickness that provides the knowledge of the current conduction mechanisms through 
this insulator. For thin oxide the current flow through the triangular shape of the barrier, 
is caused by partial conduction according to figure 3.13. Figure 3.20 (a) shows the plot 
of In (J/E )^ versus 1/E, which is linear over the entire electric field provide the evidence 
of F-N tunneling for thin gate oxide (23.7 nm and 29.7 nm) only. The probability of 
current conduction through below the conduction band of oxide will be diminishing in 
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case of thick gate oxide. To conduct the current in case of thick oxide, produced by F-N 
tunneling mechanism, a high electric field is required. In high electric field the 
conduction band of oxide towards the silicon carbide as well as triangular shape of 
energy barrier will be reduced. When we increase the oxide thickness the shape and 
potential energy barrier will be modified. In such case the current conduction is 
governed by partial transit through the potential energy barrier. When we apply the 
sufficient voltage across MOS structure the conduction band edge of SiOi will be 
lowered by the amount of eVb, and again F-N tunneling will take place. As a 
consequence of this mechanism the plot of In (J/E ) versus 1/E is linear over the high 
electric field for thicker oxide, which is valid up to 56.6 nm as shown in figure 3.20 (b) 
In this experiment there is no F-N tendency observed in case of thicker oxide i.e. 61.4 
nm oxide thickness. 
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Figure 3.19: Current conduction through different thickness of SiO: across MOSiC 
structure in strong accumulation condition 
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Figure 3.20: (a) F-N tunneling plot for entire electric tunneling plot over different oxide 
thickness 
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3.5.2 Analysis of Schottky-emission 
In this section, the current conduction through different thickness of silicon dioxide of 
an n-type 4H-SiC based metal-oxide silicon carbide structure, produced by Schottky 
emission is discussed. Experimental details can be found in section 3.4. In case of S-E 
analysis again the measured forward I-V characteristics across MOSiC structure was 
used. The Schottky emission is an electrode limited process occurring across the 
interface between a semiconductor (or metal) and an insulating film as a result of barrier 
lowering as shown in figure 3.14. Since, the S-E current conduction process is an 
electrode-limited, the conductivity that depends strongly on the barrier between the 
metal and insulator and has the proclivity to occur for insulators with fewer defects. 
Schottky-emission for all samples has been illustrated in terms of In (J) versus E'^ '^ plot 
from the experimental I-V data and is shown in figure 3.21. The straight-line tendency 
at relatively low electric field has been observed due to Schottky emission conduction 
mechanism. The potential barrier lowering in the MOSiC structures caused by image 
forces as shown in figure 3.21 is often neglected in the calculafion of the Schottky 
emission conduction current, based on an argument that for large barriers at the 
interface of semiconductor and insulator, the image-force lowering of the barrier is very 
small, and this was supported by experimental evidence. In case of very thin oxides, 
however, this might not be the case, and the barrier lowering can have an impact on the 
calculation of the conduction current. Figure 3.21 shows the S-E characteristics at lower 
electric field region for all oxide thickness in MOSiC structure. The validafion of 
Schottky emission range for all oxide thickness was calculated. In case of 23.7 nm of 
oxide thickness, S-E has been found valid for electric field range 3.036x10^ V/cm to 
4.199x10^ V/cm. Similarly, for rest of the oxide thickness, S-E range have been 
calculated and illustrated in table 3.4. These observations can be correlated with the 
conductivity of the SiOa. Increment in the oxide thickness resulted into wider potential 
barrier between metal and silicon carbide. Since applied electric field, reduce the barrier 
height with respect to applied electric field across MOSiC structure (as summarized in 
table 3.4) but increment in the effective potential width become dominating factor and 
finally, S-E range vary with oxide thickness. 
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1 Oxide Thickness 
(nm) 
23.7 
29.7 
34.3 
35.9 
43.9 
56.6 
61.4 
Schottky emission range (V/cm) 
3.036xl0M.l99xl0^ 
3.352x10^-5.533x10^ 
5.340x10^-7.598x10-' 
6.129x10^8.201x10'' 
6.546x10^-8.678x10^ 
7.281x10^-9.574x10-' 
1.223x10^-1.273x10^ 
Barrier height lowering (eV) 
0.1058-0.1244 
0.1112-0.1428 
0.1403-0.1674 
0.1503-0.1739 
0.1553-0.1789 
0.1638-0.1879 
0.2124-0.2167 
Table 3.4: Schottky emission current conduction range across different thickness of SiOi 
and Schottky barrier lowering corresponding to applied electric fields 
S 
e 
Oxide Thickness 
• 23.7nm 
29.7 nm 
34.3 nm 
35.9 nm 
43.9 nm 
56.6 nm 
61.4nm 
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Figure 3.21: Plot of In (J) versus E"^ showing Schottky emission range for different 
thickness of SiO^ in MOSiC structure 
3.5.3 Analysis of Poole-Frenkel conduction 
Poole-Frenkel conduction results from field-enhanced excitation of trapped charge in to 
the conduction band of insulator indicate the presence of electron traps in case of thick 
insulating layer. At room temperature traps do not donate electrons i.e. free electron to 
the conduction band of silicon carbide or accept electron from valence band i.e. free 
holes because they are located many keT below the conduction band (for donors) and 
above the valence band (for acceptors). One possible reason for this complication is the 
fact that the applied electric field E is simply assumed to be equal to V/d where V is the 
applied voltage and d is the physical thickness of the sample. The functional 
dependence of conductivity upon electric field strength in the different thickness of 
SiOo in MOSiC structure can be differentiate fi-om their different rate of change of 
1 /7 
conductivity with electric field strength by a plot of ln(J/E) versus E , a straight line as 
shown in figure 3.22. 
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Ati. Figure 3.22: Plot of In (J/E) versus E showing P-F conduction range for different 
thickness of Si02 in MOSiC structure 
At field greater than 9.910x10^ V/cm for oxide thickness 23.7 nm, electrons in the Si02 
bulk traps gain sufficient energy to be excited to the conduction band of silicon carbide 
and Poole-Frenkel conduction becomes the dominating conduction mechanism beyond 
that electric field. Similarly, the applied electric field greater than 1.128x10*' V/cm for 
29.7 nm oxide thickness, 1.232x10^ V/cm for 34.3 nm oxide thickness, 1.301x10^ V/cm 
for 35.9 nm oxide thickness, 1.385x10^ V/Cm for 43.9 nm oxide thickness, 1.458x10'^  
for 56.6 nm oxide thickness and 1.755x10^ V/cm for 61.4 nm oxide thickness shows a 
typical linear plot of dominating Poole-Frenkel conduction mechanism in thermally 
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grown Si02 on thick epitaxial 4H-SiC substrate [21]. The validation range of P-F 
conduction mechanism is presented in table 3.5. 
Oxide Thickness (nm) 
23.7 
29.7 
34.3 
35.9 
43.9 
56.6 
61.4 
Poole-Frenkel range (V/cm) 
> 9.910x10^ 
> 1.128x10^ 
> 1.232x10^ 
> 1.301x10^ 
> 1.385x10^ 
> 1.458x10^ 
> 1.755x10^ 
Table 3.5: Oxide thickness dependence of Poole-Frenkel conduction range from measured 
plot 
3.6 Charge management in SiOi on 4H-SiC 
3.6.1 Origin and basic theory of oxide charges in Si02 
In the prospects of technological issues on Silicon carbide based MOS system, the 
almost similar consideration has been adopted to investigate the charge management as 
silicon based MOS system. In this section, the oxide charges associated with 
Ni/Si02/4H-SiC systems have been examined with varying oxide thickness. There are 
general four types of charges associated with the Si02-Si system as shown in figure 
3.23. They are fixed oxide charge, mobile oxide charge, oxide trapped charge and 
interface trapped charge [22, 23]. The basic origin of all oxide charges and experimental 
methods in order to calculate these charge are presented here one by one. 
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Figure 3.23: Allocation of different oxide charges associated with SiC MOS system 
3.6.1.1 Fixed oxide charges (Qn,) 
These are positive or negative charges located near the SiOaMH-SiC (less than 25 A 
from the interface) interface due to primarily structural defects in the oxide layer. The 
origin of fixed charge density is related to the oxidation process, oxidation ambient and 
temperature, cooling condition of the furnace and also on polytypes of Silicon carbide. 
Qfix highly depends on the final oxidation temperature. For higher oxidation 
temperature, a lower Qfix will be observed. However, if it is not permissible to oxidize 
the wafer at high temperatures, it is also possible to reduce the Qf.x by annealing the 
oxidized wafer in a nitrogen or argon ambient after oxidation. 
The fixed charge can be determined by comparing the flatband voltage shift of 
an experimental C-V curve with a theoretical curve, provided by the oxide thickness 
and work function differences of metal and 4H-SiC. Fixed charge related to the flatband 
voltage is given by: 
Qfix - Wms ~ ^FBJ^oxt 3.9 
Where, (|)MS is the difference of work function between metal and semiconductor, which 
must be known in order to determine the value of Qf,x. 
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3.6.1.2 Oxide trapped charge (Qoxt) 
This oxide charge may be positive or negative due to the hole and electron trapped in 
the bulk of the oxide. These trapping may results from ionizing radiation, avalanche 
injection, Fowler-Nordheim tunneling or other similar processes. Unlike the fixed 
charge, this chare can also be reduced by annealing treatment. Oxide charges can be 
trapped in the oxide during device operation, even if not introduced during device 
fabrication. During the device operation electrons and/or holes can be injected from the 
substrate or from the gate material. Energetic radiation also produces electron-hole pairs 
in the oxide and some of these electrons and/or holes are subsequently trapped in the 
oxide. The oxide trapped charge is usually not located at the oxide/4H-SiC, but is 
distributed through the oxide. The distribution of Qoxt must be known for proper 
interpretation of C-V curves. Oxide trapped charge can be determined by: 
Qoxt - ~^FB -^oxt 3.10 
Where, the symbols have their usual meaning. 
3.6.1.3 Mobile oxide charge (Qmob) 
The origin of this oxide charge is due to the presence of ionic impurities such as Na"*^, 
Li , K"^  and possible H"^  in the oxide films. These ionic impurities may be resulted from 
the ambient, which, was used for thermal oxidation. Negative ions and heavy metals 
ions may also contribute to this charge. Sodium ion is the dominant contaminant. The 
other ionic impurities like potassium may be introduced during chemical-mechanical 
polishing. For mobile charge calculation the measurement temperature must be 
sufficient high so the charge to be mobile. Typically, the devices are heated to 200°C to 
300°C. A gate bias, to produce an oxide field of around 10^  V/cm is applied for a 
sufficiently long time in order to drift charge from interface. The mobile charge can be 
determined from the flatband voltage shift, according to the equation: 
Qmob-'^^FB-^oxt 3.11 
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3.6.1.4 Interface trap level density (Du) 
These are positive or negative charges, due to structural defects, oxidation-induced 
defects, metal impurities, or other defects caused by radiation or similar bond breaking 
processes {e.g., hot electrons). The interface trapped charge is located at the SiC-Si02 
interface. Unlike the fixed charge or trapped charge, interface trapped charge is in 
electrical communication with the underlying SiC. Interface traps can be charged or 
discharged, depending on the surface potential. This charge type has been also called 
surface states, fast states and interface states and so on. 
There are three main approaches to investigate the problem of interface state. 
1. By the comparison of measured high frequency capacitance with a theoretical 
capacitance with no interface traps. 
2. By the comparison of measured low frequency capacitance with a theoretical 
capacitance with no interface traps. 
3. By the comparison of measured high frequency capacitance with measured low 
frequency capacitance. 
Interface trap change their charges sate depending on whether they are filled or empty. 
Acceptor interface traps are negative when filled, and neutral when empty, whereas 
donor interface traps are neutral when filled and positive when empty. Both types of 
interface traps may exist, perhaps simultaneously in the same device. 
Since the interface trap occupancy varies with the gate bias, a stretch-out C-V curve 
occurs. This stretch-out C-V curve can be understood by comparing the change in band 
bending of two MOS capacitors, one without interface traps interface traps, with respect 
to the gate charge change by the amount of 5QG and other with interface tarps charge. 
In the MOS capacitor without interface traps, overall charge neutrality requires 
the change in gate voltage to be balanced by a change in semiconductor surface charge 
6Qs That is 5QG + 5QS = 0 
In the MOS capacitor with interface traps, a change in interface trap charge 
density SQu also occurs with any change in band bending. There fore charge balance 
satisfies 5QG +5Qit+ 5Qs = 0. 
A quantitative treatment of stretch-out can be obtain from Gauss's low 
Coxt(VG-^s) = -Qi t (^s ) -Qs(^s) (12) 
Where, Cox = Oxide capacitance per unit area 
VG= gate bias 
^s = band bending 
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Qit = interface trap per unit area 
Qs = Semiconductor surface charge per unit area. 
For a very small change in gate bias dVo equation 3.12 can be written as 
Coxt.dVo = [Cox + Cit(Ts) + Cs(Ts)] d^s 3.13 
Where 
Cit(^s) = - ^ 3.14 
And 
Cs(^s) = - ^ 3.15 
Equation 3.14 and 3.15 are the interface trap and semiconductor surface capacitances 
per unit area respectively. 
The low frequency capacitance of the MOS capacitor is defined as 
C.p= ^ 3.16 
dVa 
Where the total charge per unit area is 
QT=-(Qs + Qi.) 3.17 
Combining equation 3.12 and 3.16 we get 
dQj dy/s 
-LV diy, dV^ 
= (Cs + C,0 f : \ 3.18 
1 _ Q + C + C, 
1 _ Co. _^_ Cs+C, 
' ' . - L 3.19 
c c +c c 
Where CLF is the low frequency capacitance measured at gate bias VQ. After solving the 
above equation we get 
Ci,= 1 1 
^LF ^ox 
- Q 3.20 
This equation shows that in addition to stretch-out, measured CLF is irxcreased as a result 
ofCi,. 
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c„ 
Figure 3.24: Low frequency equivalent circuit of MOS capacitor 
In the high frequency capacitance method, a capacitance is measured as a function of 
gate bias with frequency fixed at high enough value so those interface traps did not 
respond. Although interface trap do not fallow the ac gate voltage in a high frequency 
C-V measurement, they do fallow very slow changes in gate bias as the MOS capacitor 
is swept from accumulation to inversion. Because the interface traps do not respond to 
the ac gate voltage, they contribute no capacitance to the high frequency C-V curve. 
^nxt 
Figure 2.25: High frequency equivalent circuit of MOS capacitor. 
At high frequency the total capacitance is given by 
C C 
Q + Q. 
3.21 
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Cs= J 1_ 
c c 
-1 
Now putting the value of Cs in tlie equation 3.20, we get 
Cit^ 
^LF ^ox 
1 1 
c c 
In this way Cucan be directly obtain by C-V curves. 
Science 
Combining equation 3.23 and 3.24, we get [22] 
3.22 
3.23 
3.24 
_ 
[CLF 
^ 
- • } • ' V-HF 
-, 
'-oxt J 
-• 
3.25 
3.6.2 The MOSiC band diagram 
The exact behavior of Metai-Oxide-Siiicon Carbide capacitor can be easily understood 
by making an equivalent circuit with consideration of all parameters. Figure 3.26 shows 
the serial connection of the oxide capacitance (Coxt) with a parallel circuit formed by the 
space charge region capacitance (Csc), Interface trap capacitance (Cn) and the 
conductance components Gn and Gp, which take into account the charge exchange of 
interface traps with the conduction band energy (Ec)and with the valence band (Ey) 
energy. 
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Metal 
4H-SiC (n-type) 
Figure3.26: Equivalent circuit of MOSiC capacitor 
For simplicity, in the above figure only one type of interface traps is considered. In real 
scenario, there is a continuum of states throughout the bandgap. As the gate voltage is 
applied across the MOSiC structure, the gate charge QG changes to dQc. To reach the 
MOSiC capacitor in equilibrium states, the overall charge neutrality requires that the 
change in gate charge dQo to be balance by a change in the Silicon carbide surface 
charge Qsc and in the interface trap charge Qit. So the change in the gate voltage can be 
written as 
dQo = dQsc + dQit 3.26 
As the consequence of gate bias changes the semiconductor band bending accommodate 
their shape accordingly. The relative position of the interface traps to the Fermi level 
changes and, as a consequence, also their occupancy. The three distinct regimes can be 
established: accumulation, depletion and inversion. The accommodation of 
accumulation, depletion and inversion capacitance in measured C-V curve revealed the 
formation of charge distribution across the structures as well as at the interface of 
Si02/4H-SiC. 
The equivalent parallel capacitance Cp of the MOSiC structure is 
1 
Cp = 
^oxt ^SC + ^it 
3.27 
The space charge capacitance can be again defined as 
c sc St//s 
3.28 
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Interface trap capacitance Cjt can be defined as 
Cu 
Slf/s 
3.29 
3.6.2.1 An ideal band diagram of MOSiC capacitor 
In accord to the ideal case, the value of interface traps (QiO should be zero in the 
equation number 3.26. The relationship of surface potential to the gate voltage having 
interface traps zero is known as an ideal MOSiC capacitor. 
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q't'M qitiBM 
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UkAih** * r i ta»A** * r fHa i 
Si02 
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•f qxs 
q^ B 
SiC 
'•J""q^(x)" 
Ec 
EF 
•Ei 
•Ev 
Figure 3.27: Flatband energy band diagram of an ideal MOSiC structure 
An ideal MOS diode is defined as follows: 
1 The energy difference between the metal work-function and the semiconductor work-
function is zero. Under this condition, the Fermi levels of the metal and semiconductor 
are aligned at equilibrium. This is equivalent with no charge flowing when they are put 
in contact. 
2 The only charges that can exist in the structure under any biasing conditions are those 
in the semiconductor and those with the equal but with opposite sign on the metal 
surface adjacent to the insulator. 
3. The semiconductor Fermi level is constant from the SiC-bulk toward the interface. It 
is determine by the shallow doping (usually nitrogen N). 
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4. There are no traps at the metal/Si02 or Si02/4H-SiC interface. The Si02 is free of 
defects (structural defects, impurities, vacancies, etc.). The only allowed charge in the 
structure exists in the semiconductor and, with opposite sign in the metal. 
5. The resistivity of the insulator (oxide) is infinity so that there are no carrier transports 
under Bias conduction. 
3.6.2.2 The real MOSiC capacitor 
In real, the oxides of any MOS capacitor features a number of charges for example fixed 
oxide charge, mobile charge, oxide trap charge and interface trap level density. There is 
also a non-zero difference between the gate metal and semiconductor work function. 
The electric fields produced are compensated by a corresponding charge of the 
semiconductor. Since the ideal dielectric does not conduct any current, the 
semiconductor Fermi level remains flats. However, the bands are bending in compliance 
with the applied and created fields. To compensate this bending and to reach the 
flatband situation (4^=0), a gate bias has to be applied. This bias will shift the C-V 
characteristics of the MOS capacitor. The flatband Q¥=0) situation is reached, when the 
flatband bias VFB is applied: 
Qoxt + Qfii+Qui'Vsi ^ 0 
'FB =<Pms 
^oxt 
'¥s-- 3.30 
The effective charge density at the interface Nefr is obtained from a C-V measurement 
and has the form: 
- -{yFB-<l>ms\Coxt 
= Qox,+Qfit+Qiti^s=^) 3.31 
When the interface trap density is high (>10" cm-2), the flatband biases for the opposite 
sweep directions are different. This difference id called hysteresis: 
hVH - Vpg(accum -^ depl)- Vfg{depl -> accum) 
The applied gate bias is the sum of the potential drop over the oxide Voxt, the flatband 
voltage VFB and the potential at the SiC surface ^s-
yG-yoxt+yfE+vs 3.32 
The oxide capacitance corresponds to the accumulated charge at the gate divided by the 
potential drop over the oxide 
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QG 
^oxt 3.33 
In the ideal case, this charge equals to the space charge of the semiconductor with 
negative sign QG=-QSC (^S), whereas the space charge of the semiconductor is a 
function of the surface potential. All these considerations lead to the following 
relationship between the applied gate voltage and the surface potential. 
VG-VFB-' 
QscWs) 
C +>Vs 
oxt 
3.34 
Vacuum energy 
ro.9 
Ui^iA**A*rih*r i 
F^M 
Me 2.45 
Al 3.20 _ 
r i i4?nX 
Energy (eV) 
SiO, 
Ev 
SiC 
Ec(4H)2.7 
'Ec(6H)2.95 
Ec(15R)3.0 
Ec(3C)3.7 
Ev(for all polytypes) 
Figure 3.28: Work functions of various metals used as gate together with the energy 
position SiC valence and conduction band edge 
3.6.2.2.1 MOSiC capacitor in accumulation 
For n-type semiconductors, the accumulation can be achieved by applying a positive 
bias to the gate. The bottom of the conduction band bends downwards and approaches 
the Fermi level at the interface. The surface potential 4^ s is now positive. The carrier 
density depends exponentially on the energy difference (Ep-Ec): the accumulation of 
electrons (negative charge) at the interface increases with the bending of the conduction 
band. The semiconductor space charge depends exponentially on ^s and Csc will be 
infinity. Thus the second term in equation 3.27 is negligible. The oxide capacitance can 
be measured for all frequency by 
116 
c = 
"- cur; 
^OXf"^ 3.35 
Where toxt is the oxide thickness and A the contact area on the gate 
•'^M 
Vo>0 
Metal SiOj 
r 
4H-SiC (n-type) 
•E, 
Figure 3.29: Band diagram of an n-type MOSiC structure in accumulation 
Z.fi.1.1.1 MOSiC capacitor in depletion 
When the gate bias is pulled toward the negative direction, Ts goes through zero 
(flatband situation) and then becomes negative. The time constant of interface traps 
located close to the Fermi level is now comparable to the probe frequency, and then an 
energy loss occurs during the charge exchange with the conduction band. The loss 
increases the conductance G, the normalized conductance G/co goes through a 
maximum and peaks at a surface bias. Once the semiconductor surfaces are depleted, 
the charge of the ionized donors in the space charge region is given by 
Qsc = (i^odsc 3.36 
And the surface potential results in 
"Vc 
qN^d, SC 
2s, 
3.37 
Now eliminating the value of dsc from above two equations, the semiconductor space 
charge Qsc depends now on the square root of I ^s I 
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Figure 3.30: Band diagram of an n-type MOSiC structure in depletion 
3.6.2.2.3 MOSiC capacitor in inversion 
When the intrinsic energy level at the surface moves over the Fermi level, the density of 
minority carriers (holes) at the interface becomes greater than the density of majority 
carriers (electrons). In the case that either the hole generation rate is extremely small or 
the hole recombination rate is very large, the density of minority carriers will not 
overcome the density of majority carriers at the interface. The device is then in the deep 
depletion and the extent of the space charge region increases further with increasing 
negative gate bias. Introducing equation 3.36 in 3.34, we obtain the dependence of the 
applied gate bias on the surface potential: 
Fr,-K^«=4^c-
C„ 
3.39 
Slow alternating ac signals (low frequency) can be followed by the fast generation and 
recombination of minority carriers (holes). Consequently, the charge at the interface is 
proportional to the applied ac bias. At low probe frequencies, the device shows a 
capacitance, which is equal to the oxide capacitance Coxt-
Fast alternating ac signal (high frequency) can not be followed by generation and 
recombination of minority carriers. However, the electron at the end of the space charge 
region will follow the ac signal, so the total high frequency capacitance will be in 
inversion. If the gate bias sweep is slower than the hole generation time constant, then 
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an equivalent density of minority carriers (holes) is generated at the interface, which 
compensates the change of charge at the gate contact. The space region depth remains 
consequently unchanged and the total capacitance sacredly changes. 
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Figure 3.31: Band diagram of an n-type MOSiC structure in inversion 
3.7 Experimental analysis of oxide charges 
3.7.1 Extraction of fixed charge density 
The capacitance-voltage (C-V) characteristics were measured at high frequency (1 MHz) 
using Agilent 4284A LCR meter (detailed measurement methodology can be found in 
the section 3.4 and appendix II of this thesis). The data acquisition has been carried out 
through LabVIEW software Programme. The C-V technique is based on the variation of 
accumulation capacitance resulting from majority carrier and inversion due to minority 
carriers when a small ac signal is applied across the MOSiC structure. The applied ac 
signal causes the Fermi level to oscillate about the mean position governed by dc bias, 
when this structure is in depletion mode. Figure 3.32 shows a typical C-V response for 
MOSiC structure. The acquired characteristics clearly indicate that the measured 
capacitance is biased (positive and negative) and have accumulation, depletion and 
inversion regions, with a significant voltage axis shift due to the presence of oxide 
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charges. These shifts from the ideal curve provide the value of flatband voltage. The 
flatband capacitance normalized by Cox is given by 
FB 
Cn 
1 + 
136Vr/300 3.40 
Where, tox is the oxide thickness and No is the doping concentration. 
Each C-V curve measured at IMHz for every oxide thickness have been normalized by 
its own oxide capacitance (Cox) and the flatband voltage associated with the oxide 
thickness has been measured with respect to shift from their ideal C-V curve. The 
variation in the flatband voltage as a function of oxide thickness is represented in figure 
3.32. The flatband voltage shift for every oxide thickness has been calculated and 
plotted as a function of oxide thickness (Figure 3.33). These positive voltage shifts in 
figure 3.33, indicate the negatively charged electrons have been injected from gate 
metal to oxide with the bias voltage. The distribution of fixed charge density was 
computed using equation 3.9. 
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Figure 3.32: Flatband voltage shift from ideal curve at high frequency i.e. 1 MHz 
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Figure 3.33: Flatband voltage as a function of oxide thickness 
The value of (t)ms was determined experimentally by rewriting the equation 3.9 as 
Vj-B = <t>ms -
c„ 
3.41 
3.42 
Where, tox is the oxide thickness Kox is the dielectric constant of oxide so is permittivity 
of the medium. A plot of VFB versus oxide thickness has a slope of-Qfix/Kox£o and from 
the intercept on the Y axis (VFB axis), the exact value of (j)ms can be determined directly. 
Now by using equation 3.9, the experimentally calculated the value of (j)ms in case of Ni 
as a gate metal, the distribution of fixed charge density as a function of oxide thickness 
is presented in figure 3.34. The detail justification of variation in fixed charge density as 
a function of oxide thickness is presented in section 4.4.2 of chapter 4. 
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Figure 3.34: Distribution of Fixed Oxide Charge within the oxide thickness limit 
3.7.2 Extraction of oxide trap charge density 
In this section, determination of the h\Ak oxide trap properties is discussed. Avalanche 
injection is one of the most widely used methods in bullc oxide trapping studies because 
it is the most convenient method for getting electrons and holes into the oxide. The 
injected free charge carriers that are trapped during the thermal growth are always 
small, and the dielectric breakdown field of the oxide is high. In all cases of interest, 
only a small fraction of the injected carriers becomes trapped. Therefore, no other case 
need be considered. Oxides with high dielectric breakdown strength can be made 
routinely, to avoid any problem of dielectric breakdown. In case of SiC oxidation, there 
are two types of charge trapping center may be present. The dominant one is the process 
related traps (water-related as well as sodium related) and second type is due to removal 
of c-species, which is being trapped during oxidation. All thermally grown Si02 films 
contain electron traps related to the presence of water in the film. These traps are called 
water-related traps because their density is proportional to the amount of water 
incorporated in the oxide film. Some electron traps have been observed below the 
conduction band of Si02. These traps appeared to be related to sodium in the oxide, 
particularly in oxides grown in steam at 1000''C-1200*'C, because it disappeared when 
the sodium level are reduced. A fundamental difference between these two traps is that 
the sodium related traps remains chemically unaltered by electron capture, whereas the 
water-related trap undergoes a chemical reaction initiated by electron capture. For the 
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work reported in this thesis, the oxide trapped charges were experimentally calculated 
using equation 3.10 with known flatband voltage variations. A continuous decrement in 
the oxide trapped charge has been observed as a function of oxide thickness (figure 
3.35). The possible region behind this observed behavior is presented in section 4.4.2 of 
chapter 4. 
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Figure 3.35: Distribution of Oxide Trapped Charge with the function of oxide thicltness 
3.7.3 Extraction of mobile charge density 
Mobile charges are the most significant charge component in the insulator, it is due to 
ionized impurities such as sodium (H^) and, to a less extent, potassium (K^) and lithium 
(Li^) as explained above. The alkali ions, and in particular sodium, are troublesome and 
difficult to control. Sodium is a widely distributed impurity in many metal and 
laboratory equipments, which can be easily transmitted by human contact. It can easily 
migrate in silicon dioxide even at room temperature. Negative ions such as CI', F" may 
also be present in the insulator but are not believed to be mobile at temperatures below 
roughly 500°C. The effect of these various charges associated with the Si02/4H-SiC 
system can be determined by using different C-V measurement. For instance, high 
frequency C-V measurement was used to determine the effective oxide charges. Figure 
3.36 shows the experimental arrangement to characterize the samples at high 
temperatures. West Bond's temperature controller was used in this work, by which we 
can produced the desire temperature. The C-V characteristics were measured for all 
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samples at 150"C, in order to examine the variation of mobile oxide charge as a function 
of oxide thickness. A positive flatband voltage shift have been again observed, which is 
plotted as a fiinction of oxide thickness (figure 3.38). Mobile charge densities have 
negative magnitude and continuously increase as oxide thickness increases, i.e. for long 
oxidation time (thicker oxide) ionic impurities get trapped during the oxide growth (the 
detail can be found in section 4.4.2 of chapter 4. Figure 3.39 shows the variation of 
mobile charge as a function of oxide thickness. The decrement in the accumulation 
capacitance at high temperature in case of thinner oxide is under investigation. Due to 
lack of time the discussion of this nature could not be presented here. 
Figure 3.36: Experimental arrangements for device testing at different temperature 
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Figure 3.37: Flatband voltage shifts from ideal curve at high frequency i.e. 1 MHz for 
150 C temperature 
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Figure 3.39: Distribution of mobile charge with the function of oxide thickness 
3.7.4 Extraction of interface trap level density 
Figure 3.40 shows the distribution of interface trap level densi t ies (Dit) within the 
bandgap of 4H-SiC for oxide thicicness variation o f 23.7 nm to 65 nm in M O S i C 
structures. The value of Du has been calculated using equation 3.25 for different oxide 
thickness using Terman technique. The variation o f surface potential for all oxide 
thickness was est imated by 
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Where the voltage drop in the oxide was calculated by 
foxide ~ ^0 
3.43 
3.44 
The location of the interface trap in the bandgap can be expressed as follows: 
Ec-Ei=-\t/s+Egl2 + kT\n{NDlni)q 3.45 
Where, ^ s is the band bending under certain gate bias, Eg the energy gap of 4H-SiC, No 
the doping concentration, ni the intrinsic carrier concentration of 4H-SiC, k the 
Boltzmann constant, and T the absolute temperature. The 4^ s can be determined by 
comparing the measured high frequency C-V curves of n-type 4H-SiC MOS capacitors 
with the theoretical C-V curve [24]. 
The shape of the Dn distribution curve as a function of bandgap energy shows the 
minimum value near the mid gap and a sharp increment has been observed toward the 
conduction band (Ec-Et = O.leV) edge for thicker oxide thickness while a very small 
increment in case of thinner oxide. The extracted Du values near the mid bandgap of 
4H-SiC remain stable for all oxide thickness in the range of 10^-10'° cm'^ eV"'. It has 
been observed from table 3.6 that the fixed oxide charge density is continuously 
increasing with oxide thickness, means for long time oxidation bulk charges of oxide 
(due to removal of C species during thermal oxidation, injection of hot electron and so 
on) will be more effective for conduction (the experimental justification of removal of 
carbon oxide during thermal oxidation is presented in chapter 5). The value of Djt near 
the conduction band edge has been found in the order of lO'^  cm'^ eV"' for thicker oxides 
and in case of thinner oxides Du comes out in the range of lO'" cm'^eV'. Based on our 
experimental results a pictorial diagram of interface trap level charge distribution within 
the bandgap of 4H-SiC is presented (figure 3.41) as a function of oxide thickness. 
Oxide Thickness 
(nm) 
23.7 
35.9 
43.9 
56.6 
65.0 
AVFB 
(V) 
3.39 
4.54 
5.06 
6.39 
Qfix 
(cm-') 
-8.84E11 
-1.00E12 
-1.01E12 
-1.32E12 
Dit at midgap 
(eV'cm"^) 
2.97E9 
4.94E9 
3.65E10 
6.69E10 
7.09E10 
Dit at Ec 
(eV'cm-^) 
1.29E10 
l.OOEll 
6.00E11 
6.10E11 
8.20E11 
Table 3.6: Variation of Interface trap level density (Di,) at the edge of conduction band 
and at the midgap of 4H-$iC as a function of oxide thickness 
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3.8 Conclusions 
In this chapter, the reliability and quality of thermally grown Si02 was systematically 
examined for device application. The surface profiler, AFM and EDS have been used to 
characterize the physical and elemental evidence while the electrical technique has been 
used to examine its conduction mechanism and surface states of the thermally grown 
Si02 films. On the basis of above analysis, the following conclusions have been made. 
• Higher atomic density and more roughness of thermally grown Si02 films have 
been observed on C-rich face of 4H-SiC. Quantitative values of these parameter 
were calculated and presented in this chapter. 
• The presence of C-species has been clearly observed in the SiOa film using EDX 
analysis. 
• Current conduction mechanisms have been experimentally analyzed on the basis 
of bulk limited and electrode limited phenomenon across the MOSiC structure 
with varying oxide thickness. 
• It has been found that Fowler-Nordheim tunneling is valid up to 30 nm of oxide 
thickness for entire electric field range while up to 56.6 nm in the high field region 
only. In case of thick oxide (61.4 nm), F-N plot terminate to its limitation, 
revealed a bulk limited behavior. 
• Electrode limited tendency has been observed in both Schottky emission and 
Poole-Frenkel conduction. Schottky emission can be seen to be dominating 
mechanism in low fields while Poole-Frenkel conduction dominates in high fields 
of thermally grown SiOi-
• In the calculation of oxide charges, a strong dependency has been observed in the 
variation of fixed oxide charge, oxide trapped charge, mobile charge and interface 
trap level density as a function of oxide thickness. 
• The flatband voltage shift of all the samples indicated posifive value due to the 
existence of deep accepter type surface states and negative fixed charges, and 
these effects are highly responsible for variation in Djt with oxide thickness. The 
interface traps level density (Du) at Si02/4H-SiC interface is significantly higher 
near the SiC conduction band edge of wet thermally oxidized epitaxial Si-face of 
4H-SiC(0001). 
• A sharp increment in the variations of Du as a flinction of oxide thickness have 
been observed at conduction band edge while near the midgap it remains constant 
for all oxide thickness. 
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TkctricaCBehavior of Si02 under tfie 
influence ofj)ost oxidation anneaCingy 
temperature and iCCumination 
4.1 Introduction 
In this chapter, the electrical behaviors of thermally grown Si02 by the means of 
internal (post oxidation annealing) and external (temperature and light) variations in a 
metai-oxide-silicon carbide system are discussed. The influence of post oxidation 
annealing, the effect of temperature and illumination on test structures are mainly 
analyzed and described. The lack of high quality gate dielectrics has hampered the 
technology advancement in the field of SiC metal-oxide-semiconductor (MOS) devices 
[1]. An expected advantage of SiC over other compound semiconductors is its native 
silicon dioxide layer that is readily formed in oxidizing ambient. However, it has been 
proven to be a difficult task to grow a high quality SiC/SiOa interface. This is, in 
particular, true for Si-face 4H-SiC, which is the most commonly used material for SiC 
device development. The problem is the high surface states of so called near-interface 
traps detected at the Si02/4H-SiC interface with energy levels near the SiC conduction 
band edge [2-4]. These traps are believed to be located at some distance from the 
interface into the silicon dioxide and are responsible for the low inversion channel 
mobility in w-channel metal-oxide semiconductor field effect transistors (MOSFETs) 
[5-7]. In case of Silicon Carbide, the origin of the surface states is still unclear but 
recent observations suggest that silicon interstitial or carbon clusters are believed to the 
probable origins of surface states [8]. The most common method to reduce the density 
of surface states is the use of oxidation or post oxidation annealing in NO or N2O 
ambient. Molecular N2 has been used to reduce the surface states and leakage current 
for the work reported in thesis. The current transport mechanism from gate metal 
through the insulator to semiconductor could be well examined by well established 
conduction models. At large electric fields and temperature, the existing charge carrier 
may tunnel through the forbidden region to allowed state of the insulator by field 
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emission across the insulator. A strong relation of oxide thickness and temperature on 
effective barrier height at the Si02/4H-SiC interface as well as on oxide charges have 
been established and presented in this chapter. Optical sensitivity of Ni/Si02/4H-SiC 
(MOSiC) structure is described under light illumination, and an effort to understand this 
phenomenon is made. The result shows that it is possible to develop an optical sensor 
that can detect the illumination intensity based on this MOSiC structure. 
4.2 Experimental details 
Fabrication of test structures in order to investigate the effect of annealing in N2 ambient 
are same up to chemical cleaning procedure as explained in section 3.4 of chapter 3. 
Two samples were loaded for oxidation at 800°C with a flow of molecular nitrogen. 
Temperature of the furnace was increased to 1110 ''C and nitrogen flow was stopped 
while wet O2 was flown for the required time of oxidation. Temperature of the furnace 
was decreased to 800 '^ C and one sample was unloaded. At the same time, other sample 
which has been oxidized is again loaded at the same temperatures. Temperature of the 
furnace was again increased to 1110 °C and molecular N2 was flown for the required 
time of annealing. The process flow of whole procedure is given in figure 4.1. This was 
repeated for each batch of samples with varying oxidation time from 30 minutes to 360 
minutes. Oxide thickness on each sample was recorded using ellipsometer. The rest of 
the experimental procedure i.e. realization of gate and Ohmic metal, I-V and C-V 
characterization of test structures is same as described in section 3.4 of chapter 3. 
Wet oxidation Annealing in N2 ambient for 30 minutes 
lUOX 
\
/ 1110°C \ 
nloading/Lading \ 
Loading / X^n.oadmg/L/.d.ng \ Unloading 
SOO'C 800"C 800"C 
Room Temperature 
Figure 4.1: Process flows of wet thermal oxidation and annealing in molecular N2 ambient 
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4.3 Effect of post oxidation annealing (POA) on electrical 
parameters 
4.3.1 Effect of post oxidation annealing (POA) on leakage current 
In order to obtain an improved oxidation process, it is our strong intention to 
incorporate the molecular nitrogen (N2) into silicon dioxide to attain an oxide of 
remarkable quality with valuable characteristics. In fact, many investigators have 
studied the possibility of incorporating the different annealing ambient into silicon 
dioxide by using several different techniques in the processing of Si-technology: (i) 
thermal oxidation of Si by N2O and NF3 gases [9], (ii) N2O plasma treatment on 
PECVD-grown fluorinated silica glass (FSG) [10], (iii) NHs-added PECVD-grown FSG 
[II], and (iv) fluorination + nitridation under microwave plasma for Si02 [12]. 
Similarly, in SiC-device technology numbers of techniques have been introduced to 
enhance the quality of Si02 grown on SiC: viz (i) rapid thermal annealing [13], (ii) 
annealing in N2O ambient (iii) annealing in NO ambient (iv) post metallization 
annealing (v) Si02 grown by the method of sodium enhanced oxidation and (vi) post 
oxidation annealing in hydrogen ambient. All of these results showed positive trends 
with excellent dielectric properties after incorporating the different annealing ambient 
into the fabrication of Si02 films. Excluding all of these improvements, however, the 
incorporation of N by NH3 would introduce a large concentration of electron traps in the 
films [14-16]. It is widely accepted that the presence of electron traps degrades device 
performance. The incorporation of F would also lead to some oxide traps (i.e. Si 
dangling bonds) that increase the leakage current under moderate electric field [17]. To 
keep the advantages of F and N incorporated into Si02, the impurity concentration must 
be below a threshold level. In this chapter, the leakage current-voltage (1-V) 
characteristics of Si02 incorporated with N2 are discussed. Thermally grown Si02 films 
with wet O2 and consequently, N2 annealing is taken as comparative samples. Figure 4.2 
shows the current-voltage characteristics of fabricated MOSiC structure for different 
oxide thickness. In the calculation of leakage current four oxide thickness (23.0 nm, 
36.9 nm, 43.9 nm and 47.1 nm) has been taken into consideration. All oxide thickness 
has been divided into two groups (I. as processed means the thermal oxidation of 
samples has been performed by wet oxidation method and 2. annealed means the 
annealing of the grown oxide film has been performed in N2 ambient for 30 minutes). A 
133 
strong dependency has been observed due to annealing of oxide films, which are 
illustrated in table 4.1. 
Oxide Thickness (nm) 
23.0 
36.9 
43.9 
47.1 
Leakage Current at -lOOV 
(As Processed) 
27.9 mA/cm"' 
14 mA/cm'^ 
3.82 nA/cm'" 
255 nA/cm"' 
Leakage Current at -lOOV 
(Annealed in N2 ambient) 
271 nA/cm" 
526 nA/cm"^ 
389 nA/cm" 
140nA/cm' 
Table 4.1: Reverse leakage current of MOSiC structure with varying oxide thickness 
Oxide Thickness:23.0 nm 
• As Processed 
• Annealed 
Oxide Thickness:36.9 nm 
~ *— As Processed 
* annealed 
Oxide Thickness:43.9 nm 
• As Processed 
•• annealed 
OxideThickness:47.l nm 
As Processed 
» annealed 
-60 -40 -20 
Applied Voltage (Volts) 
20 
Figure 4.2: Current-voltage (I-V) curves for different oxide thickness in fabricated 
MOSiC structure 
4.3,2 Effect of post oxidation annealing (POA) on fixed charge density 
Figure 4.3 shows the typical high frequency C-V curve of annealed samples with 
varying oxide thickness. In this case the variation of oxide thickness has been taken 
from 17 nm to 66.1 nm. The flatband voltage has been extracted by comparing the ideal 
C-V curve to the experimentally measured curve for all oxide thickness. The variation 
in the calculated flatband voltage shifts is presented in figure 4.4. The detail of the C-V 
measurement methodology and adopted method to extract the oxide charges are already 
explained in chapter 3. The extraction method of fixed oxide charge is same as 
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considered in chapter 3. The effect of post oxidation annealing in the presence of N2 
ambient on the fixed charge density is mainly discussed in this section. 
Applied Voltage (Volts) 
Figure 4.3: Platband voltage shifts from an ideal curve of annealed oxide in N2 ambient 
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Figure 4.4: Variation of flatband voltage with oxide thickness for annealed oxide 
According to the "nitridation model" proposed by many authors, basically nitrogen 
serves two reasons: creation of Si=N bonds that passivate interface traps due to dangling 
and strained bonds and removal of carbon and other complex silicon oxides compounds 
from the oxide and SiC-SiOi interface. McDonald et al have proposed a postulate, by 
135 
comparing the mismatch between SiC-Si3N4 and SiC-Si02 systems, that incorporation 
of nitrogen during oxidation or post oxidation can reduce stress between SiC and oxide. 
The former system shows the lower mismatch, indicating less stress than the other one. 
Some researchers even speculated possible passivation of carbon atoms and carbons 
clusters by nitrogen and shifts of interface trap levels from the upper half of the bandgap 
to just above the top of the valence band. However, this postulate is questionable, using 
the x-ray photoemission spectroscopy (XPS) technique, Lo et. al., Jamet and Dimitrijiv 
have demonstrated that nitrogen-assisted carbon removal occurs in nitridation process, 
instead of carbon passivation [33]. 
In this thesis work, molecular N2 has been used to improve the quality of SiC for 
device application. A detail of the process methodology has been given in experimental 
section of this chapter. In this section, the distribution of fixed oxide charge density has 
been calculated and represented in figure 4.5. Nine numbers of thermally oxidized 
samples were annealed in N2 ambient for 30 minutes at 1110*'C. The observed behavior 
was compared with as process samples as described in chapter 3. A continuous 
reduction in fixed charge density has been observed for maximum samples. The results 
of extracted fixed charge density are listed in table or 4.2 for n-type 4H-SiC MOS 
capacitors annealed in Ni at 11 lO^C. N-type 4H-SiC MOS capacitors as processed are 
also included in table 4.2 for comparison. 
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Figure 4.5: Distributions of fixed charge densities as a function of oxide thickness for both 
sample i.e. annealed and as processed oxides 
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4.3.3 Effect of post oxidation annealing (POA) on oxide trapped charge 
density 
Oxide trapped charge was also measured as same methods as explained in chapter 3. 
The measured shift in high frequency C-V curve from an ideal curve (flatband voltage), 
revealed the variation of oxide trapped density using equation 3.10 of chapter 3. The 
nature of oxide trapped charge is same i.e. these charges decreases with increasing the 
oxide thickness. The annealed samples are also having the same nature. A strong 
reduction in oxide trapped charge has been observed with oxide thickness by means of 
high temperature annealing in N? ambient. Figure 4.6 shows the distribution of oxide 
trapped charge density for different oxide thickness in metal-oxide-silicon carbide 
structure. Black symbol shows the variation of as processed samples while the red 
symbol shows the variation in annealed samples. 
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Figure 4.6: Distributions of oxide trapped charge densities as a function of oxide thickness 
for both sample i.e. annealed and as processed oxides 
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4.3.4 Effect of post oxidation annealing (POA) on mobile charge 
density 
In order to determine the mobile charge, C-V measurement of all samples was carried 
out at 150*^ 0. The variations of C-V characteristics are shown in Figure 4.7. The 
procedure of mobile charge extraction is again same as described in chapter 3. The shift 
in flatband voltage (by comparing the ideal curve to measured curve at the different 
temperatures) was used to determine the variation of mobile charge densities as a 
function of oxide thickness using equation 3.11 of chapter 3. It has been observed that, 
mobile charge densities are also decreasing due to annealing of oxidized sample in 
molecular N2 ambient. The comparison of annealed mobile charge with as processed 
samples are listed in table 4.2. Figure 4.8 shows the distribution of mobile charge 
density for different oxide thickness in metal-oxide-silicon carbide structure. Black 
symbol shows the variation of as processed samples while the red symbol shows the 
variation in annealed samples (Figure 4.8). 
-5 0 5 
Applied voltage (Volts) 
Figure 4.7: Variation of flatband voltage in order to determine the mobile charge for 
annealed oxide 
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Figure 4.8: Variation of mobile charge densities as a function of oxide thickness for both 
sample i.e. annealed and as processed oxides 
Oxide 
Thickness 
(nm) 
17 
23.7 
29.7 
33.3 
34.3 
35.9 
43.9 
47.1 
56.6 
61.4 
65 
61.1 
Fixed Charge density 
(Qfix) 
As Processed Annealed 
-3.045Eil 
-8.848E11 
-9.66E11 
-I.327EI2 
-1.286E12 
-1.013E12 
-1.324E12 
-5.71E11 
-6.098E11 
-6.536E11 
-5.441511 
-7.751E11 
-7.567EI1 
-7.279E11 
-8.496E11 
-9.301E11 
Trapped charge density 
(Qoxt) 
As Processed Annealed 
-3.349E12 
-3.029E12 
-2.707E12 
-2.882E12 
-2.728E12 
-1.928E12 
-2.120E12 
-2.626E12 
-2.0843E12 
-1.83E12 
-1.593EI2 
-1.7485E12 
-1.552EI2 
-1.3452E12 
-1.3872E12 
-1.4587E12 
Mobile charge density 
(Qmob) 
As Processed Annealed 
-3.59Eli 
-9.293E11 
-1.162E12 
-I.716E12 
-2.307E12 
-1.817E12 
-1.47E12 
-5.52E11 
-3.899E11 
-1.223E12 
-2.024E12 
-2.239E12 
Table 4.2: Calculated values of fixed, oxide trapped and mobile charge density for 
different oxide thickness in metal-oxide-silicon carbide system for both cases i.e. as 
processed samples and annealed in Nj ambient samples. 
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4.4 Effect of oxide thickness and temperature on electrical 
parameters 
4.4.1 Analysis of I-V characteristics 
Figure 4.9 shows the typical I-V characteristics of fabricated MOSiC structures for 
oxide thickness variation of 17.0 nm to 56.6 nm. The forward and reverse leakage 
current of these structures shows an asymmetric behavior with the polarity of gate bias 
(+V or -V at the anode), yielding a forward leakage current density variation of 720 
mA/cm^ to 8.38 mA/cm^ at 3.62 MV/cm and reverse leakage current density of 16 
mA/cm to 98 nA/cm at -72.5 MV/cm for oxide thickness range of 17 nm to 56.6 nm. 
Ideally, an oxide layer does not allow the charge carrier to pass through but practically, 
some amount of current always flows under the influence of electric field across the 
oxide layers. The life time of particular gate oxide can be determined by the total 
amount of charge carriers that flow through the gate oxide under the influence of 
external electric field. There are mainly four current conduction models (Direct 
tunneling, Fowler-Nordheim tunneling, Schottky-emission and Poole-Frenkel 
conduction) are available to describe the accurate conduction behavior based on the 
electrode limited or bulk limited phenomenon in MOS types of structures [18-20]. 
Based on our previous experimental results it has been observed that for oxide thickness 
range (17 nm to 56.6 nm) in MOSiC structure, current conduction mechanism is 
governed by Fowler-Nordheim (F-N) tunneling as discussed in chapter 3. In this work 
F-N tunneling has been used as a tool to extract barrier height at Si02/4H-SiC interface 
and temperature induced variations in the barrier heights has been systematic 
established and presented here. 
140 
Oxide Thickness 
- • 17.0 nm 
23.0 nm 
35.9 nm 
43.9 mn 
56 6 mil 
r912M 
— ' 1 ' — 
-30 -20 -10 
Applied Voltage (Volt) 
Figure 4.9: Experimental current-voltage characteristics of MOSiC structure for different 
oxide thickness 
The experimental data is fitted by Fowler-Nordheim tunneling equation which is 
expressed as 
J = ^^diei exp 
B 
^diel J 4.1 
Where, J is current density, E is the oxide field, and pre-exponent A and slope B are 
given by 
A = - ^ '"eff 
^^AKM^B 4.2 
. 5 4 X ] 0 ~ ° ^ ^ - ^ ( / J / K 2 ) . - 6 '"ejf 
fdiel <^B 
4.3 
B - 4V2'"diel{?^B)' 
3% 
/ Nl/2 
=6.83x10' m did 
K'^^JfJ 
h"'{V/cm) 
4.4 
4.5 
Where, q is the electronic charge, nieff is the free electron mass in SiC, md,ei is the 
electron mass in the oxide, h is reduced Planck's constant and ^B is barrier height at 
Si02/SiC interface. 
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Figure 4.10: (a) Fowler-Nordheim plots for n-type 4H-SiC based MOSiC structure 
obtained from forward I-V measurement and (b) temperature dependent F-N plots for the 
oxide thickness 17 nm 
Figure 4.10 (a) shows a linear plot of In (J/E^) versus 1/E called F-N plot on 4H-SiC 
based MOSiC structure at room temperature employing forward 1-V characteristics as 
shown in figure 4.9. The slope of each individual curve i.e. for all oxide thickness had 
almost same value (B~64 mV/cm). Using this value of slope and electron effective mass 
in the thermal oxide of 0.55mefT [21], the effective barrier height from 4H-SiC 
conduction band to the oxide conduction band has been calculated using equation 4.5. 
The value of B and electron effective mass in the thermal oxide of 0.55meff [21] has been 
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putted in equation 4.5, and the value of (J)B was calculated to be 2.80 eV. Adding the 4H-
SiC band gap of 3.26 eV to the above calculated barrier height confirms the band offset 
as determine by Afanas'ev et al [22] to be about 6 eV from the oxide conduction band 
to the top of the valence band in 4H-SiC (Figure 4.11 (a)). Figure 4.10 (b) shows six 
straight line F-N plots of the 4H-SiC based MOSiC structure having oxide thickness 17 
nm at temperature ranging from room temperature up to 150°C. In same manner rest of 
the MOSiC structures have been plotted (results are not presented here). As the 
temperature increases the measured slopes decrease. In addition, the current density, at a 
given electric field, increases significantly with temperature. Figure 4.11 shows a plot of 
the linearly decreasing barrier height with temperature using F-N analysis. In the 
extraction of barrier height produced by F-N tunneling at the Si02/4H-SiC interface, it 
is assumed that emitting electrode is a metal and therefore the energy distribution of 
tunneling electron is highly symmetric about the Fermi energy of silicon carbide. In 
case of the n-type 4H-SiC Fermi energy is very close to the conduction band edge 
implying that the F-N analysis overestimates the accessibility of tunneling electrons. As 
temperature increases availability of conduction electron increases as a result of this F-
N analysis predict larger current and correspondingly smaller effective barrier height. 
Increments in oxide thickness revealed the thickness increment in oxide potential width 
in the MOSiC band diagram, while the barrier height at the SiOaMH-SiC is unaltered 
(Figure 4.11 (b)). 
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Figure 4.11: (a) Energy band diagram of MOSiC structure under the influence of strong 
accumulation condition 
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4.4.2 Analysis of C-V characteristics 
In this experiment five numbers of samples have been taken for the analysis of 
measured C-V characteristics across metal-oxide-silicon carbide structure. Figure 4.12 
shows experimentally measured high frequency (H-F) C-V curve across the samples (n-
type MOSiC structures). The accumulation, depletion and inversion capacitance in C-V 
curve has been accommodated by virtue of sweeping the voltage from -15 V to 15V. As 
the gate voltage is swept from accumulation to inversion or vice versa, the total oxide 
charge is given by 
QG={Qs+Qit) 4.6 
Where Qs is the silicon carbide charge density and Qn is interface trap density. In 
accord to the ideal case, the interface traps (Qj,) should be zero i.e. the relationship of 
surface potential to the gate voltage having interface traps zero is termed as an ideal C-
V curve as shown in figure 4.12. When the charge is located at the oxide SiC interface, 
the effect of oxide charges on flatband voltage will be highest because during the sweep 
mode all charges will contribute in the semiconductor region. When the charge is 
144 
located at the gate-oxide interface, the effective charge will contribute their presence in 
the gate oxide and has no effect on the flatband voltage. For a given charge density, the 
flatband voltage is reduced as the oxide capacitance increases, i.e., for thinner oxides. 
Hence, oxide charges usually contribute little to flatband or threshold voltage shifts for 
thin-oxide MOSiC based devices. In this work dielectric constant value of Si02 (3.9) is 
assumed to be constant for all oxide thickness. The only variable is the thickness of 
Si02. The increment in the oxide thickness might eventually decrease the total 
capacitance of MOSiC structures is being observed in the accumulation level of C-V 
curve (figure 4.12). The flat band voltage shift from the ideal curve is caused by both 
electron or holes trapped at the interface states and in the bulk of thermally grown oxide 
during oxidation. To determine the various charges, one compares theoretical and 
experimentally measured H-F and L-F capacitance-voltage curves. 
From figure 4.12, a positive flatband voltage shift (AVFB) has been observed for 
all the oxides (as discussed in chapter 3). These positive voltage shifts clearly indicate 
the presence of negative oxide charge in the oxide. It is believed that negatively charged 
electrons have been injected from gate metal to oxide with the bias voltage. The value 
of fixed charge density can be computed by [23] 
Q fvc = —(^ms - ^FB )C ox 
1 4.7 
Where q is the electronic charge, ^tas is the work fiinction difference between metal and 
silicon carbide, VFB is the flat band voltage shift and Cox is the oxide capacitance. The 
value of (t)ms has been determined by rewriting the equation 4.7 as 
V,s=<l>„.-~^ 4.8 
'^ox 
L s - ^ 4.9 
Where tox is the oxide thickness KQX is the dielectric constant of oxide so is permittivity 
of the medium. A plot of VFB versus oxide thickness has a slope of-Qfix/KoxSoand from 
the intercept on the Y axis (VFB axis), the exact value of (j)ms can be determined directly. 
The oxide charge which is being trapped during thermal oxidation is known as oxide 
trapped charge, which can be determined by [23] 
Qoxt^—Cox^Vj^B 4.10 
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Where Qoxt is the oxide trapped charge, Cox is oxide capacitance and AVFB is shift in 
flatband voltage. The appearance of trap charge may be arising from avalanche 
injection, Fowler-Nordheim tunneling or due to the formation of hot electron during 
device operation. 
In the calculation of interface state density at Si02/4H-SiC interface a number of 
methods can be used. J. A. Cooper [24] has compared different techniques and finally 
concluded the advantage and disadvantages of each method. In this work interface trap 
density (Djt) at the conduction band edge (Ec) of 4H-SiC was estimated from combined 
high and low frequency C-V measurement (Terman method) at room temperature. The 
details of measurement methodology have been presented in section 3.7.4 of chapter 3. 
The value of Djt was calculated by the following equation: 
Du 'OX 
V1 ~ ^LF I ^ox 1 ~ C//F '' Q:c J 
4.11 
Where, CLF and CHF represent the low frequency and high frequency capacitance 
respectively. Other symbols in the above equations have their usual meaning. 
A strong dependence of oxide thickness, on calculated value of oxide charges (Qnx, Qoxt 
and Djt) has been observed. A large number of samples have been studied and all 
experiments have been repeated several times to confirm the results obtained in figure 
4.12 and 4.13. For the measured flatband voltage shift of each oxide thickness and 
known oxide capacitance, negative fixed charge densities were estimated, which varies 
from -3.42x10"cm.2 to -1.02xl0'^ cm"'^  with oxide thickness range from 17.0 nm to 
56.6 nm. A parabolic trend has been observed in case of fixed charge density variation 
as a function of oxide thickness. Deep acceptor-type interface states appear, and in this 
case negative fix charges are caused by both real negative fixed charges and electron 
captured at the deep acceptor type interface states. The increment in the positive 
flatband voltage shift with oxide thickness is considered to be caused by the increment 
of negatively charged electron during the process. During the initial growth of silicon 
dioxide, carbon is probable accumulated at the Si02/4H-SiC interface (which can be 
shown in increasing trend in Djt) and caused a fixed oxide charge. When oxide thickness 
increases, the accumulated carbon at the bulk and interface is increased because for long 
oxidation time (towards thicker oxide) trapping phenomenon of carbon-oxides will be 
oxidized (as discussed in chapter 5). However, this increment has a limitafion. As oxide 
thickness increases further, the increment in the bulk resistance of oxide will not allow 
further increment in the fixed charge. As the result, the distribution will become 
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constant and the nature of the curve can be seemed to be parabolic. In the calculation of 
Qoxt for MOSiC structures, however, maximum effective trapped charge density 
decreases linearly having negative magnitude as oxide thickness increases. Figure 4.13 
shows the variation of Qoxt with oxide thickness. The basic reason behind this 
phenomenon is that the maximum effective trapped charge density in n-type MOSiC 
structures is limited by acceptor traps falling below the Fermi level are negatively 
charged. These results can also be explained in terms of generation of acceptor traps in 
the upper half of the band gap. The energy distribution of the Djt was estimated by using 
equation 4.11, which is plotted as a function of oxide thickness (Figure 4.13). A 
continuous increment of Djt at the edge of the conduction band of 4H-SiC as a function 
of oxide thickness has been observed [25]. It is previously reported that the interface 
states which are distribute near the conduction band edge have a harmful influence on 
the channel mobility in the fabrication metal oxide semiconductor field effect transistors 
[26]. At the edge of conduction band Djt has been found in the range of 2.46xl0'° to 
2.80xl0'^ cm'^ ^eV' by increasing the oxide thickness from 17 nm to 56.6 nm. The 
possible origins of interface traps such as C clusters present in the bulk of oxide, 
dangling bonds between Si and/or C, and SixCyOz are supposed to make a chemical 
reaction with oxidizing environment resulting in the strong addition of Djt near the 
conduction band edge of 4H-SiC (Details of formation and removal of carbon oxides 
are discussed in chapter 5). A number of methods have been adopted to reduce Dit. The 
most often process used to reduce Dn is the post metallization annealing [27], annealed 
in N2O [28] or NO [29], thermal oxidation process modification by growth of N2O-
nitrided SiOi [30], Sodium enhanced oxidation [31], rapid thermal Annealing [32]. The 
influence of POA in molecular N2 ambient on interface trap level density will be further 
analyzed. 
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4.5 Effect of illumination on electrical parameters 
4.5.1 Experimental details 
The test structure fabricated for this experiment is same as described in section 4.2 of 
this chapter. The additional required experimental setup is described here. A Tungsten 
lamp (100 W) was used as a light source for the experiment carried out in this section. 
The intensity of photonic light on test samples was varied by adjusting the distance 
between light source and samples. The intensity of light source was measured by 
intensity profiler. The high frequency (HF) i.e. photo HF C-V and I-V (i.e., photo I-V) 
measurements were performed for all samples (annealed as well as processed (without 
annealed sample)). The HF C-V curves with/without (dark) photonic illumination was 
measured using Agilent 4284ALCR meter at a frequency of 1 MHz to IKHz. HP 41408 
pA meter/ DC voltage source was used for 1-V characterization on LabVlEW platform. 
Figure 4.16 (a) shows the test structure, which was taken for dark measurements while 
(b) shows the experimental setup for device testing at the different light intensity. 
Figure 4.14: (a) Fabricated devices (test structures) for dark field measurement and (b) 
experimental setup for photonic light illumination of different intensity on test samples 
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4.5.2 Analysis of I-V characteristics 
Figure 4.15 shows the typical dark and illuminated (photo) reverse I-V curves of the 
samples with different illumination intensities. Four intensities (0.05 mW/cm"^ , 0.07 
mW/cm", .10 mW/cm" and .17 mW/cm") have been taken in this measurement. Black 
line (square symbol) shows the I-V characteristics in dark mode while other are the I-V 
response for different light illumination dose. 
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Figure 4.15: Typical dark and photo I-V curve of metal-oxide silicon carbide system of 
oxide thickness 29.7 nm 
For the photo I-V curves, two regimes can be identified under reversed biased 
conditions: AB and BC. In a regime BC where Vg is small (where Vg is the absolute 
value of the applied reverse gate voltage), the photo current increases with Vg, and 
finally reaches saturation. Also, the photo current is almost the same for different 
illumination intensities. This means that the current is determined by the carrier 
transportation through the Si02 layer instead of the carrier concentration available for 
conducting the current. The threshold voltage (Vp) at which the photo current reaches 
saturation varies with the illumination intensity. 
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It can be observed in Figure 4.15, Vj increases with illumination intensity for a constant 
oxide thickness. Figure 4.16 shows the plot of VT as a function of light intensity. It has 
been observed that VT increases linearly with light intensity. This indicates that the 
electrical field strength (equal to the slope of the curve) across the Si02 layer at which 
the photo current reaches saturation is the same for devices. This electrical field strength 
is about 5.57x10^ V/cm for a light intensity of 0.05 mW/cm', and it increases to 
9.38x10' V/cm for light intensity of 0.17 mW/cm2, as shown in the inset of Figure 4.16. 
In regime AB, the photo current reaches saturation; however, it is a function of light 
intensity. Photo current increases almost linearly with light intensity. This provides a 
possibility of giving a quantitative detection of the incident light source even though the 
incident light intensity is very low (0.05 mW/cm^ or lower) 
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Figure 4.16: Threshold fields versus light intensity curve for 29.7 nm oxide thickness 
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4.6 Conclusions 
In this chapter, a systematic study of the effect of POA, temperature and illumination on 
electrical behavior of thermally grown SiOa in metal-oxide-silicon carbide systems has 
been carried out using 4H-SiC substrate. The following conclusion can be drawn in 
view of the available experimental results. 
• POA had a noticeable effect on oxide charges and reverse leakage current i.e. the 
oxide charges and leakage current associated with MOSiC system shows a strong 
reduction under the influence of POA in molecular N2 ambient. 
••• The calculated barrier height at the interface of Si02/4H-SiC, which was 
calculated by the Fowler-Nordheim conduction mechanism, is independent of 
oxide thickness while a strong dependency has been observed under the influence 
of temperature. 
• A parabolic trend has been observed in the variation of fixed oxide charge with 
oxide thickness while oxide trapped charge, decreases continuously. A linear 
increment in interface trap level densities as a function of oxide thickness has been 
also observed. 
••• The Ni/Si02/4H-SiC, MOSiC devices were fabricated and characterized 
electrically under white illumination. Pronounced optical sensitivity was obtained 
by this structure, although the light intensity was very low. A linear relation 
between the threshold field and incident light intensity was found that suggests the 
possibility of developing a quantitative low intensity optical detector. 
Due to lack of time, some more results and discussion are missing, and it is supposed 
that the missing results will be analyzed as soon as possible and will be reported 
somewhere in near future. 
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JA proposed modeC of tftermaC 
oxidation mecftanism on Si-face andCface 
of4J-[-SiC and supportive experimentation 
5.1 Introduction 
Thin oxide layers can easily be grown on silicon carbide (SiC) by means of dry or wet 
oxidation following similar standard process steps as in silicon device technology. 
However, the achievable oxidation rates are much smaller than that for silicon and 
usually higher growth temperatures are required in the case of silicon carbide as base 
material. Further the oxidation of Silicon Carbide (SiC) strongly depends on the face 
(Si-face or C-face) at which oxidation taking place, type of doping and polytype of the 
substrate. The full reaction kinetics of the oxidation process are not yet flilly 
understood, but the difference in the density of available silicon bonds on the different 
faces is believed to be the probable cause for the different oxidation rates. Growth of the 
Si02 on SiC is much slower than on Si, presenting more scattered data and differences 
along the polar faces in hexagonal polytypes. Several researchers have tried to model 
the kinetics of the thermal growth of Si02 on SiC, mostly within the frame work of Deal 
and Grove model. However, a thorough understanding of the phenomenon taking place 
during the thermal growth of Si02 on SiC is still missing. Based on the experimental 
results reported the previous chapters, a thermal oxidation model has been proposed. It 
has been observed that after oxidation Si-face remains Si-face and C-face remains C-
face and these homogeneities provides a clue to explore the model to describe the 
oxidation mechanism of 4H-SiC based on the experimental results. An atomic layer by 
layer oxidation mechanism has been suggested on both terminating faces. The 
terminating atomic layers (Si-atoms for Si-face) and C-atoms for C-face) play a critical 
role in the growth dynamics of Si02 on 4H-SiC. The evolution of carbon oxides during 
thermal oxidation has been observed experimentally by fabricating a test structure. In 
the test structure hemispherical spikes have been observed after vacuum annealing, at 
the place where the thermal oxide is present below the Ni metal. Scanning Electron 
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Microscopy (SEM) has been performed to analyze the spikes whereas Energy 
Dispersive Spectroscopy (EDS) has been used for elemental analysis on spikes or at 
different portions of the test structure. The detail of the proposed model is presented in 
next section and an experimental detail followed by justification of removal of carbon 
oxides during oxidation has been presented in section thereafter. 
5.2 Proposed model of thermal oxidation of 4H-SiC 
The modeling and the experimental investigation of the thermal oxidation mechanism of 
the microscopic structure of the interface of crystalline semiconductor and its 
amorphous oxides is a challenging task. In the present scenario the thermal oxidation 
kinetics of SIC and the structure of Si02/SiC interface have attracted much more interest 
[1-5] due to increased complexity as compared to the Si02/Si case and the practical 
applications predicted. One major problem for the modeling of the thermal oxidation 
process is the determination of atomic scale mechanisms, which will lead to required 
oxygen incorporation into both terminating faces (Si-face and C-face) and the emission 
of CO2 or CO. Experimental justification on these mechanisms is still very limited and 
additional experiments are clearly required. A more precise and a novel experiment has 
been carried out in support of the proposed model of thermal oxidation of SiC, mainly 
4H-SiC, which is presented in a subsection of this chapter. We know from the chemical 
reaction analysis that the interface reaction between oxygen and SiC is the limiting steps 
in the oxidation process. This lead to very different oxidation kinetics for the Si-face 
and C-face compared to the silicon oxidation where oxygen diffusion through the Si02 
layer is the limiting process [6]. The proposed model is based on the practical 
knowledge that after thermal oxidation, the Si-face of 4H-SiC always terminates to its 
Si-face and similarly the C-face of 4H-SiC always terminates to C-face. This 
homogeneity in the face terminated oxidation mechanism has been adopted as one of 
the input parameters for the modeling of thermal oxidation of 4H-SiC. 
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Si-face 
C ) 
B ') 
"C-face 
Figure 5.1: 2D representation of single crystal 4H-SiC 
Figure 5.1 shows the 2D representation of 4H-SiC polytypes having both terminating 
faces [7]. Blue balls represent the locus of Si-face, whereas yellow balls represent the 
locus of C-face. The stacking orders of 4H-SiC are ABCBA..., which have been 
already explained in chapter 1 in this thesis. The oxidation of SiC is generally 
performed at high temperatures. At high temperature, when molecular oxygen is 
incorporated, first into Si-face of 4H-SiC (stacking layer. A, which was denoted by a 
circle towards Si-face). Since the terminating edge is of Si atoms, therefore, an 
immediate reaction takes place as a result of this, a stable Si02 is formed. For further 
oxidation towards the same face (Si-face, denoted by stacking layer B), the diffusion of 
oxygen takes place through the newly formed Si02. Now the terminating atoms will be 
C atoms, which will react with diffused oxygen and formation of CO or CO2 takes 
place. Since CO or CO2 are trying to go towards outside and incoming diffused oxygen 
are continuously coming inside, so a push-back (PB) effect is suggested on Si-face 
oxidation of 4H-SiC. That is why the rate of oxidation on Si-face of 4H-SiC is slower 
than that of C-face due to a barrier for O2 diffusion at the SiO^MH-SiC interface. The 
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creation of the barrier is due to the density of trapped carbon oxides which is face 
dependent. On the other hand, when the molecular oxygen is incorporated into the C-
face (denoted by stacking layer A), it will immediately react with C atoms because the 
terminating face is of C atoms and the product gas either in the form of CO2 or CO will 
be fully removed from the substrate surface. Now, the next terminating face will be of 
the Si-atoms (denoted by stacking later B) and this molecular oxygen react with the Si 
atoms and form a stable Si02 without facing any barrier of trapped carbon oxides. 
Finally, it has been concluded that, for each layer of oxidation, oxidizing agent will face 
a barrier of trapped carbon oxide on Si-face whereas there is no possibility of such type 
of trapping on C-face. The trapping of carbon oxide gases in the oxidized film on Si-
face of 4H-SiC has been seen experimentally by fabrication of a test structure and its 
SEM and EDX analysis, which is explained in the next section. Since, after oxidation 
Si-face remains Si-face and C-face remains C-face (as discussed above), therefore, it is 
suggested that layer by layer oxidation take place i.e. one can not grow the thermal 
oxide less than the dimension of its single primitive cell. 
Si-face 
0.063 
0.063 
0.063 
0.063 
C-face 
Figure 5.2: Pictorial presentation of atomic stacking layers of 4H-SiC 
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Another approach based on the consumption of SiC layers has been attempted to 
investigate in the support of the oxidation rate on both faces of 4H-SiC. Figure 5.2 
shows a pictorial presentation of the distance between successive Si atoms layer and C-
atoms layer i.e. of 0.063 nm for 4H-SiC. In the above pictorial diagram, the blue line 
denotes the Si-face and yellow line denotes the C-face. The proposed idea is divided in 
two parts. Firstly, let us consider that thermal oxidation take place towards C-face. 
Since the terminating face is of C-molecules (Stacking layer, A) the reaction will 
immediately take place (as described earlier) so during oxidation 0.063 nm of 4H-SiC 
layers will be consumed towards the C-face. Secondly, during the same time of 
oxidation on Si-face (stacking layer. A, as shown in figure 5.1) the terminating face is 
of Si-molecules so the oxidation reaction takes place to form a stable Si02. For next 
cycle of oxidation i.e. the oxidation of layer C towards both the faces again a 0.063 nm 
of oxidation layer is consumed for the oxidation towards C-face while there is no 
additional consumption taking place in case of oxidation towards Si-face. This shows 
that the oxidation rate of C-face is faster than that of the Si-face of 4H-SiC [8*]. 
5.3 Experimental evidence of evolution of carbon-oxides 
during thermal oxidation 
5.3.1 Experimental details 
A device grade n/n"^ -type 4H-SiC substrate of 50 nm epitaxial layer on Si-face (nitrogen 
doped, N concentration « 9xl0"* cm'^ ), 8° off axis (0001) oriented was used. Prior to 
loading in a quartz furnace for the thermal oxidation, a thorough chemical cleaning 
treatment was given to the sample. Samples were loaded for oxidation at 800*^ C with a 
flow of nitrogen. Wet thermal oxidation was performed at 1110''C for 3 hr and samples 
were unloaded at 800V in nitrogen flow again. A thoroughly optimized oxidation 
process is described in details elsewhere (Chapter 2). Oxide thickness of sample was 
recorded using ellipsometer followed by verification using surface profiler. In order to 
fabricate the test structure (to investigate the above specified problem), oxide layer from 
the C-face (n^ side) of 4H-SiC was removed using buffer oxide etchant (BOE) by 
protecting the Si-face with photoresist. A standard photolithography-1 (PLG-1) process 
was performed to realize the window in the grown oxide of Si-face of substrate. The 
details of the favorable condition during photolithography are described in chapter 6 of 
this thesis. The Si-face of oxidized 4H-SiC having a window was retained with the 
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grown oxide. A thickness of 2000 A of nickel was deposited on samples using e-beam 
evaporation in tiie vacuum on the order of 10'^  torr. Now, photolithography-2 (PLG-2) 
was performed to realize the selective window in deposited metal on grown oxide. 
Vacuum annealing was performed at SOO^ C for 30 minutes in Ar gas ambient followed 
by PECVD Si02 deposition of 1 \im. Hemispherical spikes were observed below the 
metal on thermally grown SiOa only. The probable cause and justification are given in 
next section (results and discussions). The details of fabrication process flow and 
sequential schematic structure have described in figure 5.3 and figure 5.4 respectively. 
Scanning electron microscopy has been used for morphological analysis and Energy 
Dispersive Spectroscopy (EDS) has been used for elemental analysis. 
n/n+ 4H-SiC 
Chemical Cleaning 
Removal of oxide from C-face 
PLG for window opening on Si-face 
Ni-metallization using e-beam evaporation 
Vacuum armealing at 300 C in Ar ambient 
Deposition of PECVD SiOz (1 i^m) 
Figure 5.3: Process flow of fabrication of test structure 
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f n/nMH-SiC 
Chemical cleaning of 4H-SiC substrate 
'^"'' ' '• •'m^as& 
n/n+ 4H-SiC 
i 
Thermal oxidation of 4H-SiC substrate 
PLG-1 for window opening in oxide on Si-face 
n/n" 4H-SiC 
Ni-metallization using e-beam system 
PLG-2 for window opening in metal 
n/n" 4H-SiC 
Vacuum annealing followed by deposition of PECVD Si02 
Figure 5.4: Schematic structure of different steps involved in the fabrication of test 
structure 
162 
Figure 5.5 (a) Final schematic of test structure and (b) Optical image of observed 
hemispherical spikes 
5.3.2 Results and discussion 
We performed the experiment in order to investigate tlie atomic-scale oxidation 
mechanism that leads to precipitation of O atoms in the form of Si02 and removal of 
carbon-oxides in 4H-SiC during the process of thermal oxidation. These studies allow 
us to deduce several important results about the oxidation mechanism of 4H-SiC. 
During thermal oxidation of 4H-SiC, C atoms are removed by being captured with O 
atoms in the form of CO or CO2 molecules. The C-species (CO or CO2) are not stable in 
SiC but are stable or mobile in SiOa- Thus we have performed an experimental 
technique based on atomic layer by layer oxidation of 4H-SiC (as discussed in 
subsection 5.2) lead to the removal of C during the thermal oxidation on Si-face of 4H-
SiC. Figure 5.5 (a) shows the schematic diagram of the test fabricated structure. This 
fabricated test structure was annealed at the low temperature (300°C) in the vacuum on 
the order of 0.5 torr for 30 minutes in Ar ambient prior to PECVD Si02 deposition. The 
annealing temperature was kept quite low to avoid the further oxidation of grown 
thermal oxide. This experiment was performed on Si-face of 4H-SiC only and the 
oxidation model which was discussed previously (section 5.2). The proposed model 
clearly describe that for thermal oxidation on Si-face, the terminating atoms are of Si 
atoms and immediate reaction occurs with oxidizing agent to Si atoms (layer) only. 
Subsequently, the oxidizing agent reacts with carbon atoms (layer) and form carbon-
oxide (either CO or CO2) which is being trapped within the bulk thermal oxide layer. 
Since, during vacuum annealing, chamber pressure was at 0.5 torr so due to the pressure 
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difference the trapped carbon oxides coming outside (upwards). Since, the thermal 
oxide has been covered with Ni-metal so hemispherical spikes were observed in the 
optical image captured using optical microscope as shown in figure 5.5 (b) which 
justified the removal of carbon-oxides during thermal growth of Si02. 
The structure was divided into 5 regions as shown in figure 5.5(a). All defined regions 
were denoted by a circle in test structure, which are indicated through arrow in optical 
micrograph. The details of the defined regions in the test structure are as follows: 
(I) 4H-SiC/metal (Ni) capped by 1 ^m PECVD oxide. 
(II) 4H-SiC/Thermal oxide i.e. Si02 (400A)/metal (Ni) capped by l^m PECVD 
oxide. 
(HI) 4H-SiC-thermal oxide capped by 1 ^m PECVD oxide. 
(IV) 4H-SiC/metal (Ni) capped by 1 ^m PECVD oxide and 
(V) 4H-SiC-thermal oxide capped by l^m PECVD oxide. 
To corroborate these results, the scanning electron microscopy (SEM) and energy 
dispersive spectroscopy (EDS) analysis was performed at different places on the test 
structure. 
Figure 5.6; SEM image of above optical micrograph 
Figure 5.6 shows the SEM image of the test structure which clearly indicates the 
hemispherical spikes at place where thermal oxide is present below the metal. To find 
out the elemental composition at observed spikes as well as at other part of the test 
structure the Energy Dispersive Spectroscopy (EDS) was performed. The brief theory of 
EDS can be found in chapter 3 of this thesis. 
164 
Figure 5.7 shows the EDX graph of the sample where the experiment was performed at 
region (I) of the test structure. The inset of figure 5.7 shows the location of electron 
beam, where the experiment was performed. The EDX graph clearly indicates the 
presence of Ni, Si and O element on the sample surface. Since the test structure is 
capped with PECVD oxide so the presence of O and Si formed Si02 as shown in table 
5.1 is justified. Table 5.1 shows the quantitative representation of available elemental 
profile. It provides the information of the present element by weight%, atomic%, 
compound% and also predicts the expected formula. It is clearly seen from figure 5.7 
and table 5.1 that there is no trace of C-species for this particular zone i.e. region (I). 
Figure 5.8 shows the EDX graph of the sample where experiment was performed at 
region (II) of the test structure. Figure 5.8 shows the EDX spectrum of region (II), 
which clearly provides the information about C-species presents in that particular region 
(spikes region). Table 5.2 provides the elemental composition in which the C 
concentration id of 8.63 (weight %), 14.68 (atomic %) and 31.62 (compound %). 
Similarly, the presence of other elements is listed in table 5.2. Since, Ni metal is capped 
with PECVD Si02 layer. Therefore, Ni, Si and O were also presented in the particular 
region. Figure 5.9 shows the EDX graph of the sample, where the experiment was 
performed at region (V) of the test structure. Since, this defined region is covered with 
PECVD SIOT therefore EDX graph of this region provides the information of Si and O 
only. There are no C-traces are observed in this region. The quantitative analysis of this 
region is illustrated in table 5.3. The predicated formula in this case is Si02 [8 ]. 
Figure 5.7: Enei^ y Dispersive x-ray spectroscopy (EDX) of test sample inset shows the 
location where the experiments have been performed 
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Element 
SiK 
NiK 
0 
Totals 
Weight% 
23.10 
39.74 
37.15 
100.00 
Atomic% 
21.52 
17.71 
60.76 
Compd% 
49.43 
50.57 
Formula 
Si02 
NiO 
Table 5.1: Composition of present elements 
Figure 5.8: Energy Dispersive x-ray spectroscopy (EDX) of test sample inset shows the 
location where the experiments have been performed 
Element 
CK 
SiK 
NiK 
0 
Totals 
Weight% 
8.63 
18.32 
22.94 
50.11 
100.00 
Atomic% 
14.68 
13.33 
7.99 
64.00 
Compd% 
31.62 
39.19 
29.20 
Formula 
C02 
Si02 
NiO 
Table 5.2: composition of present elements 
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Figure 5.9: Energy Dispersive x-ray spectroscopy (EDX) of test sample inset shows the 
location where the experiments have been performed 
lement 
SiK 
0 
Weight% 
46.74 
53.26 
Atomic% 
33.33 
66.67 
Compd% 
100.00 
Formula 
Si02 
Totals 100.00 
Table 5.3: Composition of present elements 
5.4 Adhesion of metal with thermal oxide 
Durable interfaces between dissimilar materials, such as metals and metal-oxides, 
metals-semiconductors, are critical for device fabrication technology. Strong binding is 
required for the manufacture of nanoscale microelectronics devices. The metal/oxide 
interfaces are also of critical importance in technologies involving heterogeneous 
structures, multilevel metallization, and passivation, which are central to basic issues 
dealing with corrosion and adhesion. Since, in semiconductor device technology most 
of the metal (contacts) lines are placed on oxides layer therefore adhesion between 
metal and oxide should be strong and reliable. However, because of the presence of C-
species in the thermally grown Si02 of SiC the strength of the metal-oxide is poor. The 
removal of carbon-oxides and the presence of carbon clusters in the bulk of oxide make 
the metal-oxide interface poor. In this section, a suitable process has been adopted in 
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order to enhance the adhesion of such an interface. A composite layer of the metal Ti 
(30 nm)/Au {200nm) pad on the oxide layer has been realized in the fabricated test 
structure (as explained above). A vacuum annealing process has been suggested to 
overcome this technological problem. 
5.4.1 Experimental details 
Experimental details of this experiment are same as described in section 5.3.1. Some 
more additional process steps were added to check the metal adhesion with thermal 
oxide. The photolithography (PLG-3) was performed to open the contact pads on 
PECVD SiO: over thermal oxide. Buffer Oxide Etchant (BOE) was used to etch the 
PECVD Si02 as well as thermal oxide. A composite layer of Ti (30 nm) /Au (200 nm) 
was deposited by e-beam metallization unit in an ultra high vacuum. Subsequently, 
PLG-4 was performed to etch rest of the deposited metal. The contact pads were 
retained for further thick electroplating of Au was performed on contact pads. Figure 
5.10 (a) shows the experimental setup of electroplating. In the experiment of selective 
electroplating, positive photoresist was used as mask and pure gold (99.999%) sheet 
was used as an anode. Selective electroplating was carried out in pure gold SG-10 
solution (m/s Transene Inc. USA). The current density and temperature of solution were 
fixed according to prescribed guidelines. The observed results are given in next section. 
Figure 5.11 shows the schematic representation of fabricated test structure. Figure 5 (b) 
shows optical image of the grain distribution of electroplated gold. 
Figure 5.10: (a) Experimental setup of electroplating and (b) optical image of electroplated 
gold Film 
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n/n^ 4H-SiC 
Selective electroplating of Au to thick the metal pad 
Figure 5.11: Schematic structure of different steps involved in the realization of metal 
pads over oxide 
5.4.2 Results and discussion 
Figure 5.12 (a) shows the schematic diagram of finally fabricated test structure having 
thick electroplated pads. The two different regions (1) and (11) of schematic structure 
was investigated in this section. The selected region was denoted by a circle to 
distinguish the metal-metal interface (I) and metal-oxide interface (II). The observed 
regions are indicated by an arrow in the optical image of test structure as shown in 
figure 5.12 (a). It has been observed that the adhesion between metal and oxide is too 
poor, and it can not be fiirther used for device fabrication. It has been observed that 
during the wire bonding (metal pads to the post of the package), the metal line stats 
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peeling off. The thermally grown SiOa has been found the main cause of this type of 
poor adhesion because the thermal oxide contains C-species in the bulk (as explained 
above). Figure 5.13 (a) and (b) clearly shows the poor adhesion of metal-oxides 
interface. Figure 5.14 shows the strong adhesion at metal-metal interface which has 
been highlighted by a circle. The regions where pads are realized are of PECVD Si02 
over thermally grown oxide. During vacuum annealing carbon-oxides, from the bulk of 
thermal oxide comes outwards as a result of this the base of PECVD Si02 has become 
poor. 
L 1 
x\Jn 4H-SiC 
1 
(a) 
(I) (U) 1 
»oo, 
'0A«. 
Figure 5.12; The schematic representation of finally fabricated structure and 
corresponding metal pads are shown by arrow 
Figure 5.13: The metal line which was peeling off due to poor adhesion of metal/oxide 
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Good adhesion at Metal/metal 
contact interface 
Figure 5.14: A strong adhesion at metal/metal interface and very poor at oxide/metal 
interface 
A vacuum annealing process was used to avoid all these problems (spikes as well as 
non-adhesion of oxide with metal). This process was performed immediately after 
thermal oxidation i.e. thermally grown oxide layer should be vacuum annealed at low 
temperature. The used annealing ambient was Ar. There are two main reasons behind 
this annealing process (1) since Ar gas has small radii so it can penetrate more distance 
of thermal oxide as a result of this the stress of grown oxide will be reduced and (2) 
since the annealing has bees been performed at a low pressure as well as at a low 
temperatures as a result of this carbon-oxide will be fully removed due to the difference 
of partial pressure. The details of the vacuum annealing process are given below. Figure 
5.15 (a) clearly shows that there are no hemispherical spikes are present due to the 
vacuum annealing of thermal oxide prior to perform the other fabrication processes. 
Similarly figure 5.15 (b) shows the good adhesion of metal-oxide interface due vacuum 
annealing of thermal oxide film. 
Vacuum 
Time 
Ambient 
: 0.4 ton-
: 30 minutes 
:Ar 
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Figure 5.15: (a) Shows influence of vacuum annealing of thermal oxide on hemispherical 
spikes and (b) the good adhesion of metal-oxide interface 
5.5 Conclusions 
On the basis of the results obtained in the study reported in this chapter, following 
conclusions may be drown: 
• The proposed model that accounts for 4H-SiC oxidation is based on atomic 
configuration of single crystal 4H-SiC. 
• The oxidation mechanism on Si-face and C-face of 4H-SiC has been explained 
based on formation of Si02 and removal of carbon-oxides. 
• The in-homogeneity between oxidation rates was established for both faces on 
the basis of responsible terminating atoms (Si-atoms towards Si-face oxidation 
and C-atoms towards C-face oxidation). 
• The removal of carbon-oxide during the thermal oxidation of 4H-SiC has been 
observed experimentally by fabricating a novel test structure. 
• The hemispherical spikes have been observed in test structure, where the thermal 
oxides are present which clearly indicate the removal of carbon-oxide. Vacuum 
annealing has been used to identify these spikes by capping the thermal oxide 
layer with Ni metal. 
• A poor adhesion of these thermal oxide layers with metal was observed and 
presented in this chapter. 
• A suitable process (Vacuum annealing in Ar ambient at a mild temperature) was 
also developed and finally adopted to overcome these problems. 
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fabrication ancCcfiaracterization 
of4^-SiC Scflottky cCiocCe 
6.1 Introduction 
There has been a significant research interest in Silicon Carbide (SiC) over the past few 
years as a base material for high frequency and high power semiconductor devices. SiC 
Schottky diodes have shown an excellent performance for the realization of power 
diodes for fast switching applications with nearly negligible power loss. However, the 
extremely high switching speeds, Schottky diodes suffer from a high leakage current. 
SiC based P-i-N diodes offer low leakage currents but show reverse recovery charge 
during switching and have a large junction forward voltage drop due to the wide 
bandgap of SiC. However, both diodes have shown a considerable improvement in 
maximum breakdown voltage values in comparison to that of planar junctions, with the 
employment of proper edge termination methods. In this thesis work, the thermal 
oxidation has been considered as a key process in the fabrication of the 4H-SiC 
Schottky barrier diode. The thermal oxidation process has been optimized (chapter 2), 
analyzed (chapter 2, 3, 4and 5) and physically as well as electrically characterized 
(chapter 3, 4) by many characterization techniques and the experimental results obtained 
were finally implemented in the fabrication of an active device i.e. 4H-SiC Schottky 
diode. This chapter reports the fabrication of Schottky structure on n-type 4H-SiC 
polytype substrate equipped with 50.0 fxm thick low doped epitaxy layer on the Si-face. 
A tri layer of Ti/Pt/Au was used for Ohmic contact metallization on highly doped C-
face. Nickel was used as Schottky metal with required vacuum annealing for enhanced 
adhesion. A developed process for improved Ni adhesion to Si-face (chapter 5) of 4H-
SiC, was optimized and implemented using vacuum annealing at 300°C. A well 
optimized thermally grown Si02 capped with PECVD Si02 dielectric overlap-
terminated field plate and Ni-metal guard ring techniques were also implemented in the 
device fabrication. Current-Voltage (I-V) and Capacitance-Voltage (C-V) 
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characterization of fabricated diodes were carried out using indigenously developed 
computer aided measurement setup on LabVIEW platform. 
6.2 Basic theory and operation of Schottky diode 
The point contact diode is one of the most researched and earliest solid state 
semiconductor devices. This type of diode is made when metal makes rectifying contact 
with a semiconductor surface. The first step towards understanding the rectifying action 
of metal-semiconductor contacts was taken in 1931, when Schottky, Stormer and 
Waibel showed that if a current flows through such structure the potential drop occurs 
almost entirely at the contact, thereby implying the existence of some short of potential 
barrier. By this time quantum mechanic was firmly established, and in 1932 Wilson and 
others tried to explain the rectifying action in terms of quantum mechanical tunneling of 
electrons through a barrier, but it was soon realized that this mechanism predicted the 
wrong direction of current flow. The Schottky diode (named after German physicist 
Walter H. Schottky, which is also known as hot carrier diodes) is a semiconductor diode 
with a low forward voltage drop and has a very fast switching acfion. Typical 
applications of these types of diodes are included to discharge protection for solar cells 
connected to lead acid batteries and in switched mode power supply. In both cases, the 
low forward voltage leads to increased efficiency. While standard silicon diodes have a 
forward voltage drop of about 0.6 volts and germanium diodes 0.2 volts, Si-Schottky 
diode voltage drop at forward biases of around 1 mA is in the range of 0.15 V to 0.46 V, 
which makes them useful in voltage clamping applications and prevention of transistor 
saturation. This is due to the higher current density in the Schottky diode. Due to the 
fabrication simplicity of this device, the Schottky diode makes an excellent choice for 
testing experimental processes in semiconductor manufacturing [1-6]. 
The semiconductor material for this study (thesis work) was 4H-SiC with n-type 
doping. The nickel metal that composes the other half of this device (a conductor or 
metal contact) always has an abundance of free electron charge carriers. The metal also 
has a specific work function (Om), which can be defined as the energy it takes to remove 
an electron from the atom to the vacuum level potential. The attributes of both metal 
and semiconductor while separated are illustrated in Figure 6.1. The potential energy 
needed to inject charge carriers from the metal into the semiconductor material is the 
Schottky barrier height {ifo) measured in electron volts (eV). 
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The value of Schottky barrier height is the difference of work function of metal and the 
electron affinity of semiconductor. The Schottky barrier height may be computed for a 
Schottky diode using equation 6.1. The electron affinity for silicon carbide is 4.17 eV 
while the work function for the metal can vary if inler-metallic compounds are formed 
at the Schottky diode junction [7]. 
h=<l>m-Z 6.1 
The Schottky barrier height (often referred to as SBH) is a fixed amount of energy drop 
across the diode, this value is unique to the combination of metal and semiconductor, 
ideally this does not vary with a forward voltage biasing or current flow. 
When the two regions are allowed to communicate with each other, charge will flow 
from the semiconductor to the metal and thermal equilibrium is established as a single 
system. The Fermi levels on both sides will line up. Relative to the Fermi level in the 
metal, the Fermi level in the semiconductor is lowered by an amount equal to the 
difference between the two work functions. However, the phenomenon of SBH 
lowering may occur in reverse bias due to electric field crowding. 
I 
Vacuum level potential 
(|>s 
n" (Epitaxy) 
n-type Semiconductor 
n* (highly doped) 
Ohmic Contact Semiconductor 
Figure 6.1: Schematics of the energy band diagram of metal and semiconductor not in 
contact 
When the metal contacts the semiconductor there is an Imbalance of Fermi energy states 
in the two materials and the migrations of charges take place to reach equilibrium 
levels. In this case some of the electrons in the n-type semiconductor migrate into the 
metal leaving behind a region of material with no free charge carriers. This area is 
called the depletion region, and the energy it takes to cross this region is known as the 
built-in potential, which is illustrated in figure 6.2. 
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Vacuum level potential'' 
I 
Vbi 
n-type Semiconductor 
Ohmic Contact 
VbJ-(t)M-<t'S 
Semiconductor 
-Ec 
-EF 
Figure 6.2: Metal and semiconductor in contact; band diagram of built-in potential 
The built-in potential (Vbi) also referred to as equilibrium contact potential (occurring 
when the Fermi levels have reached a balance) is the mechanism that prevents any 
further charge movement from the semiconductor conduction band to the metal. This 
built-in potential Vbi is the difference in the work function of the metal and the work 
function of the semiconductor. 
^bi = </>m - <f'S 6.2 
The built-in potential Vbj, the applied voltage, and the doping concentration of 
semiconductor play a great role in the formation of the depletion region width. This 
depletion region is absent of charge carriers in the semiconductor essentially behaving 
as a layer of insulation. The width of this depletion region is related to both the built-in 
potential and doping concentration. The expression for the depletion layer is given in 
equation 6.3. Where Va is the applied biasing voltage with NA and No being the 
acceptor/donor carrier concentrations, it is theorized that electrons (donors) in the n-type 
material migrate into the metal and have a mirrored electric positive (acceptor) potential 
in the semiconductor opposite the depletion region. So that NA = No and the equation of 
6.3 which is established for pn junctions may also be used to model the Schottky diode 
[8-11]. 
mdth \2e{Vi,i-V,){N^+Nj,) 6.3 
V 9 N^No 
The below diagram (Figure 6.3) helps to show why the doping concentration NA may be 
considered equal to No because of the mirrored electric field in the metal. This 
depletion width can be manipulated by applying voltage across the device which will 
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allow for passage of or resistance to the flow of electricity. When a forward bias voltage 
(Va) is applied to the Schottky diode, the work function of the semiconductor material 
Os is reduced and thus the built-in potential is lowered as well. 
Metal 
i..J I..J J J 1 
Depletion region in 4H-SiC 
e®ee©e e © 
Mirror charges 
Figure 6.3: Mirrored electric dipoie potentials of the Schottky contact depletion region 
6.2.1 Forward conduction characteristics 
In case of moderately or low doped semiconductors the current transport through the 
Schottky junctions is dominated by emission of majority carriers over the potential 
barrier from the semiconductor into the metal contact. The exponential current through 
the diode can be modeled by equation 6.4. The forward current density (Jp) through the 
diode depends exponentially on the applied voltage. 
e kT - \ Jf - J<i 6.4 
/ 
Where, Js is the saturation current density, which can be expressed as 
JS=/TV^'^^'^ 6.5 
The effective Richardson constant A is proportional to the effective mass of the 
majority carriers m . Figure 6.4 shows a presentation of the conducting diode and the 
accompanying energy band diagram in forward bias condition. During forward bias the 
depletion region is reduced and the electrons migrate over the Schottky barrier and 
move from the n-type semiconductor material into the metal contact. From the energy 
band diagram, the Fermi level of the semiconductor is raised by the value of the applied 
voltage. It should be noted that the metal at the bottom of the semiconductor has been 
prepared to be ohmic having a linear current voltage relationship and posses a very low 
value of resistance that does not play a role in the ideal analysis of the Schottky diode 
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current. In the real Schottky diodes, the thermionic emission theory does not describe 
the forward current-voltage characteristics for a limited range of current densities. At 
higher diode current deviations from the ideal characteristics are observed as an 
additional voltage drop through the device. Depending on the design of the diode the 
major contribution to this voltage drop is normally found in the series resistance Rs of 
the neutral regions of the semiconductor and the Schottky diode equation can be vvritten 
as: 
/ = AJse *^ 
Where, A is the area of Schottky contact. 
Ohmic Contact 
Forward current I 
Vbi 
6.6 
Ec 
EF 
Ev 
Semiconductor 
Figure 6.4: Schottky structure with energy band diagram showing the forward flow of 
electrical current through the diode 
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6.2.2 Reverse blocking characteristics 
During the reverse bias mode of the Schottky contact, the applied voltage reinforces the 
built-in potential and creates a wider depletion region within the material. Because of 
the large negative value, the applied voltage the forward current term tends to zero 
leaving just the reverse initial current that no longer has an opposing forward bias 
equilibrium current. 
h = -h 6.7 
The initial current lo of the device under thermal equilibrium can be approximated by 
knowing the SBH of the diode given equation 6.1 along with the charge of the electron 
and the thermal voltage. 
/ occe - IT 6.8 
Figure 6.5 shows a reverse bias diode illustration and the band diagram of the Fermi 
level of the semiconductor lowered by the value of the applied voltage. 
-I 
Ohmic Contact 
180 
lo 
Semiconductor 
Figure 6.5: Schottky diode with energy band diagram showing the reverse bias Va applied 
to the diode that increases the built-in potential 
The major factors that affecting the magnitude of current through the ideal Schotti<.y 
diode are the area (A) of the metal contact to the semiconductor, the temperature (T) of 
the material, and the Richardson's constant (A*) for the material (semiconductor) which 
is a relation of current density and temperature. With these values known for the 
material a more accurate and comprehensive formula for the Schottky diode contact 
current may be expressed by equation 6.9. This equation also accommodates deviation 
from ideal diode performance by a factor i.e. x]. This value is known as the ideality 
factor and for the ideal diode this value should be nearly equal to 1. 
rllfif ill 
If=A.A*.T^e *^  e"*^-l 5 9 
V J 
Various aspects of the material and fabrication steps will cause considerable deviation 
from the diode performance predicted by equation 6.9., which includes the variation 
from the ideal diode characteristics due to offset potentials and contact resistance. While 
in the reverse direction carrier generation can cause a steadily increase current greater 
than that of !« and conduction of electrical current in reverse bias will occur due to 
Zener and avalanche breakdown. Current linearization due to on resistance could be the 
cause of a poor quality Ohmic contact or a poor quality Schottky contact interface. Both 
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will contribute to a high series resistance within the diode. When large currents and 
voltages are applied to the diode the otherwise exponential I-V curve will become 
linear. At this point, the linear part of the I-V curve may be evaluated with the help of 
equation 6.10 and the value for the total series resistance of the diode may be calculated 
by finding the change in voltage over the change in the current. 
Rs=^^ 6.10 
In the reverse bias operation of a Schottky diode, there are several mechanisms that 
create current flow through when the diode should be in a high resistance mode due to 
the applied reverse polarity. Carrier generation in a neutral transition region occurs due 
to thermal activity and the nature of the semiconductor in regard to what carrier 
generation - recombination centers may be in the material. A significant characteristic 
of the diode is the reverse breakdown voltage that occurs when the diode is in the 
reverse bias mode begins to conduct electrical current exponentially. There are, 
generally, two mechanisms that contribute to reverse bias breakdown. These 
phenomenons are known as avalanche multiplication and quantum mechanical 
tunneling. Neither of these two breakdown methods will destroy the diode, however, 
heating of the diode could occur due to the high currents due to voltage breakdown, 
which could result in permanent device failure [15]. 
Avalanche breakdown is created by impact ionization occurring when a large electrical 
potential is applied across the device and high energy electrons cross the barrier and 
trigger the formation of other electron hole pairs. Zener breakdown is attributed to a 
mechanism known as quantum mechanical tunneling, which effectively allows the 
charge to penetrate the barrier of the forbidden region. The applied reverse voltage at 
which these mechanisms of breakdown will occur can be estimated by the following 
equation of 6.11 that relates the breakdown electric field for the material. 
The best way to reduce currents resulting from the preceding phenomenon is to reduce 
the field intensity across the device. One of the most influential aspects to electric field 
intensity surrounding a Schottky contact is the physical shape of the metal in contact 
with the semiconductor forming the diode junction. Many techniques are used for 
design and development of Schottky diode contacts in various geometries so that 
reverse breakdown voltages may be increased [12-20]. 
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6.2.3 Image force lowering of the Schottky barrier 
Under bias voltage, there is a reduction of the Schottky barrier height due to the image 
force lowering. When an electron is at a distance x from the metal, a positive charge 
will be induced on the metal surface. The force of attraction between the electron and 
the induced positive charge is equivalent to the force that would exist between the 
electron and an equal positive charge. This positive charge is referred to as the image 
charge. The barrier height reduction due to the image force lowering is given by 
Where, Emax is the maximum electric field given by 
Where VR is the reverse bias voltage and Vbi is the built-in voltage for SiC. Finally, the 
leakage current density including the image force barrier height lowering can be given 
by 
J = -A*T^ekT ekT 6.14 
6.3 Diode structure design 
The structural shape of the Schottky contact should be without any sharp comer in order 
to avoid electric field crowding due to edge effects leading to deteriorafion of maximum 
voltage sustainability of the diode. A circular shape of the Schottky contact is the most 
appropriate one for realizing the diode. Field plate termination is easy to implement by 
over laying the Schottky metal over the oxide layer around the periphery of the diode. A 
50.0|i,m wide field plate is sufficient for neutralization of the edge based electric field 
crowding. Introduction of the field ring at a distance from the main diode provides extra 
control for improving breakdown voltage and the leakage current. Realization of the 
field ring is easy to implement by integrating it with the main diode fabrication. The 
contact pads for the main diode and for the field ring were placed away from the diode 
region. Three diameter Schottky diodes have been identified; 1.2 mm, 1.6 mm and 2.0 
mm. The following schematics are for the two separate structures employing field plate 
and field ring termination (figure 6.6 (b)). In the work reported in this thesis, both 
terminations have been integrated as shown in figure 6.6 (a). Owing to technological 
constraints an epitaxy layer of a maximum thickness of 50.0)im with uniform doping as 
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low as QxlO''' cm~^  is commercially available. These parameters have been therefore, 
selected as such for n-type polarity. Nitrogen doped substrate with a resistivity of 0.020 
Qcm is good as n' substrate. The thickness of epitaxy layer of SO.O^m with nitrogen 
doping of 9x10'"* cm"" on si-face of the 4H-SiC substrate suits for Schottky contact 
using nickel (Ni). For an ohmic contact on the c-face of the substrate a tri layer 
composition of Ti/Pt/Au of thickness 300A°/300 A^/ISOOA" is feasible. 
SiOi 
Ni as a Schottky contact 
Field plate i<ieia piate. 4 
mSc4 
Guard ring 
n" (50 ^m epitaxial layer) 
n^  (4H-SiC) 
I Ohmic cftntact Ti/Pt/Au 
Figure 6.6 (a): Schottky diode having both field plate and field ring termination 
50 nm 
n'SiC,9E14cm"' 
n* SIC 
Figure 6.6 (b): Schematics of symmetrical structure with field plate and field ring 
terminations 
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6.4 Layout of diode structure 
6.4.1 Mask design 
Due to the availability of TO-8 lieaders, tiie size and the space available on the TO-8 
header have been taken the input parameter for the layout design of the diode. The chip 
size of 7mni x7 mm is the most appropriate for the space available on TO-8 header. The 
contact pads for the diodes on the chip were allocated according to the arrangement of 
pins. A sufficient space was left on the edges of the chip in order to keep away the 
nearest diode during dicing. A margin of 150 jim was introduced with extra space for 
the grid of 0.1mm width, which is used for the alignment during dicing of the chips. The 
minimum distance between the diodes is therefore, around 400 ^m on the chip, which is 
sufficient in order to avoid interference. The size of the contact pads for the main 
Schottky diode is 100 |im x 100 |im. The pads for the field ring have been provided 
slightly away from the main diode. The metal line width on the oxide surface was of 50 
|im. On the basis of available space on TO-8 header, 12 numbers of diodes of 1.2mm 
diameter can be accommodated on the chip of 7x7 mm size. Similarly, 8 numbers of 1.6 
diameter and 5 number of 2.0 mm diameter diodes are accommodated. The set of three 
chips of different diameter diodes is repeated in order to cover the area of a 2" diameter 
wafer. The arrangement is also suitable for the processing of the quarter wafer of a 2" 
diameter with the maximum number of good chips of varying diode diameter. 
Considering the high cost of SiC wafer, alignment marks have been provided on the 
unused locations on the chip carrying 2.0 mm diameter diodes. Both types of alignment 
marks have been introduced so that the mask can be used for positive as well as for 
negative tone photoresist [21]. 
6.4.2 Mask layout 
The technical specification of designed layout is as follows: 
Violet layer (circular dot) represents the Schottky metal contact. 
Blue layer represents the Schottky metal with field plate over Si02 layer of 50 |am. 
Violet layer represents the guard ring around the active area of device. 
Dimension of contact pads is 100x100 \xm. 
Dimension of field (guard) ring is 50 |am. 
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Figure 6.7: (a) Representation of designed mask layout of one diode structure 
Figure 6.7: (b) Designed masli layout for 2" wafer 
• Chip size - 7x7mm'" 
• Grid width-100 |am 
• Edge distance -150 jam 
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6.4.2.1 Fabricated Mask plate 
The 4" chrome mask plates have been used with photoresist coatings. The dark field and 
bright field masks have been fabricated using GDS-II format generated through L-Edit 
software. The opposite types of alignment marks on the same plate have advantages for 
dark and bright field types of patterns. The mask plates used in this work are shown in 
the figure 6.7 (c). 
-$ I ' ^^ - • m ..... 
• • ••• !.S ! ? ; fl^ • • 1 
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^ ^ ^ 1 • • •«* i i : :>: ••* AJI 
^^^H • • •> > • • • 
^M *.*:::!:•::•:•:::*.* 
^^^H • • •** • * 
^^^H • • ••» : i ; ;;; ».* v^ 
• X:::nin!:::X 
Mask plate-2 
Mask plate-1 (reverse) 
Mask plate-2 (reverse) 
Mask plate-3 Mask plate-3 (reverse) 
Figure 6.7 (c): Fabricated mask plates 
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6.5 Process flow of device fabrication 
The following process flow was adopted in the fabrication of 4H-SiC Schottky diode. 
The one by one fabrication details has been given in next section. 
Chemical cleaning of wafer 
I 
Thermal oxidation 
1 
Removal of oxide from C-face 
I 
Ohmic contact metallization (Ti/pt/Au) on C-face 
I 
Schottky contact metallization (Ni) on Si-face 
I 
Realization of field plate and guard ring on Si-face 
T 
Passivation of devices by PECVD Si02 
T 
Contact pad opening 
I 
Realization of metal pad (Ti/Au) 
I 
Wire bonding and packaging 
T 
Characterization of devices 
Figure 6.8: General Process flow of devices fabrication 
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6.6 Details of the device fabrication process 
Chemical cleaning 
The chemical cleaning methods, which were used for device fabrication, are same as 
explained in section 2.3.2 of chapter 2. Simply Degreasing, RCA and Piranha cleaning 
treatment were given to all wafers. A schematic diagram of used substrate has been 
shown in figure 6.9. 
Si-face 
' n-type 4H-SiC 
C-face 
Figure 6.9: Schematic of 4H-SiC wafer which has been chemically cleaned in appropriate 
solution 
Note that, during the removal of native oxide, the hydrophobic nature of Si-face and C-face 
of the wafer is not same. It has been observed that, the water affinity on Si-face is more than 
that on C-face. 
Thermal oxidation 
Based on our results obtained on the basis of experiments described in chapter 2, 
chapter 3, chapter 4 and chapter 5, a suitable process was adopted in the fabrication of 
the 4H-SiC Schottky barrier diode. The sample was loaded at 800°C in the flow of 
nitrogen gas ambient. The ramp up temperature of the furnace was lO'C/minutes. Now 
the thermal oxidation process was divided into two groups, one is called process 
oxidation and other is called re-oxidation. The temperature of process oxidation has 
been kept at I1I0°C while the re-oxidation has been kept at 950^C [22]. Further the 
process oxidation as well as re-oxidation was divided into two parts. In the first part, 
wet molecular oxygen was introduced for 90 minutes in the quartz furnace while in 
second part annealing in molecular N2 ambient was performed for 90 minutes to reduce 
the surface states at the interface of thermally grown Si02 and 4H-SiC (as described in 
the section 4.3 of chapter 4. After oxidation, the temperature of the oxidation furnace 
was cooled down until 950°C (for re-oxidation) with ramp down to 5°C/minutes. Re-
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oxidation was also divided in two parts. Again in the first part, wet molecular oxygen 
was introduced for 60 minutes in the quartz furnace while in second part annealing in 
molecular N2 ambient was again performed for 60 minutes to reduce the further surface 
states. The thickness of Si02 on both terminating faces has been determined using 
Ellipsometer along with Surface profiler verification as explained in section 2.3.4.1 of 
chapter 2. The thickness of SiOj on Si-face has been found around 400A while on C-
face it comes around 4000 A. It was observed that the growth rate of thermal oxide on 
C-face is ten times faster than that of Si-face. The detail of the oxidation methodology 
for device fabrication is reported by us elsewhere [22, 23]. Figure 6.10 shows the details 
of the adopted process for Schottky diode fabrication. Figure 6.11(a) shows the 
photograph of the horizontal quartz furnace prior to loading the wafer for thermal 
oxidation. Figure 6.11 (b) shows the oxidized 4H-SiC wafer along with Si-wafer and 
(c) shows the bare 4H-SiC wafer with Oxidized 4H-SiC wafer. Figure 6.12 shows the 
schematic representation of thermally grown Si02 on 4H-SiC on both faces (Si-face and 
C-face). 
800"C 
Load 
l l lOX 
I 
Wet O2 'N2 (Annealing) 
1 
90 minutes 190 minutes 
I 
950°C 
Room Temperature 
Wet02. N2 (Annealing) 
60 minutes] 60 mim^tes 
I 
8OOV 
Unload A 
Figure 6.10: Finally adopted thermal oxidation process of 4H-SiC for Schottky diode 
fabrication 
Flow rate of wet O2 
Flow rate of N2 
0.5 liters/minutes 
160 cc/minutes 
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Figure 6.11 (a): Shows the loading of 4H-SiC wafer in quartz furnace 
Figure 6.11: (b) Oxidized 4H-SiC wafer along with Si-wafer (c) 4H-SiC wafer with 
Oxidized 4H-SiC wafer 
Figure 6.12: Schematic representation of thermally grown Si02 on 4H-SiC on both 
terminating faces 
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Removal of oxide from C-face 
Selective etching of grown oxide was carried out on C-face of oxidized wafers. A 
uniform layer of positive photoresist was coated on Si-face of substrate using spin 
coater. After backing the photoresist (at IIO '^C for 40 minutes), the wafers were dipped 
in 10% Buffer Oxide Etchant (BOE) solution using Teflon beaker. The details of used 
BOE are given below. Figure 6.12 shows the schematic presentation of removal of 
thermally grown SiOa from C-face of 4H-SiC. 
Buffer Oxide Etchant (BOE) 
M/s 
Composition by volume 
Etch rate 
General Chemical, New Jersey, USA 
Ammonium fluoride (40%) 
Hydrofluoric Acid (49%) 
lOOOA/minutes 
Si-face 
1 
C-face 
n-type4H-SiC 1 
Figure 6.13: Schematic representation of removal of thermally grown Si02 from C-face 
Ohmic contact metallization (Ti/Pt/Au) on C-face 
An ohmic contact is defined as a metal-semiconductor contact that has a negligible 
contact resistance relative to the bulk resistance of the semiconductor. A satisfactory 
ohmic contact should not significantly perturb device performance, and it can supply the 
required current with a voltage drop that is sufficiently small compared with the drop 
across the active region of the device. All metallization in this thesis work have been 
carried out using Varian's 112B e-beam evaporation unit (figure 6.14). In this process, 
the source material is heated in a vacuum chamber which has initially been pumped 
down to less than 10'^  torr. Evaporated atoms from the source condense on the surface 
of the wafer. The system has three vacuum pumps: Sorption pump, Vac-ion pump and 
Titanium sublimation pump. Sorption pumps were used for rough vacuum of the order 
of 10" torr while Vac-ion pumps were used for high vacuum of the order of 10"** torr. 
192 
For ultra high vacuum (UHV) or to achieve fast vacuum Titanium sublimation pump 
was used. The used system has 3 kW electron gun capabilities, that is why only limited 
number of metal can be evaporated, which have lower melting point. Using e-beam 
heaters, a high energy electron beam is focused onto source material in a crucible using 
magnetic fields. E-beam heater can achieve higher temperatures so that a wider range of 
materials can be evaporated. Since we are using separate crucible for separate metal so 
numbers of metal can be evaporated by just changing the crucible. In the fabrication of 
4H-SiC Schottky diode tri layer of Ti, Pt and Au have been used as shown in figure 
6.15. The details of metallizafion conditions are given below. 
Figure 6.14: Varian's e-beam evaporation unit 
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Vacuum (starting) 
Vacuum (during evaporation) 
Beam current (during evaporation) 
Deposition rate 
Total time 
Measured thickness 
«2xl0"^torr 
»4xl0"^torr 
: 30-40 mA (for Ti) 
120-140 mA (for Pt) 
40 mA (for Au) 
0.4 A/sec (for Ti) 
0.3 A/sec (for Pt) 
1.7 A/sec (for Au) 
24 minutes (for Ti) 
80 minutes (for Pt) 
60 minutes (for Au) 
300 A (Ti) 
300 A (Pt) 
2000 A (Au) 
Figure 6.15: Schematic representation of realization of Ohmic contact metallization 
(Ti/Pt/Au) 
Vacuum annealing of thermal oxide 
Vacuum annealing of thermally grown was performed in order to remove to trap C-
species within the bulk of oxide (the details can be found in section 5.3.2. of chapter 5). 
In this method, the sample was loaded at room temperature and the final annealing the 
temperature of the vacuum chamber was fixed at 300*'C. The vacuum (0.4 torr) of the 
chamber was achieved using a rotary pump. The flow of Ar gas was controlled my mass 
flow controllers (MFCs). In this process, the annealing was performed for 30 minutes. 
The some details are given below. 
Vacuum 
Time 
Ambient 
: 0.4 torr 
: 30 minutes 
:Ar 
PECVD SiOi deposition on oxidized Si-face 
The thickness of thermally grown Si02 film on Si-face of 4H-SiC was found to be 400 
A only. To avoid the tunneling across field plate structure of Schottky diode, a capping 
of thick PECVD oxide (l^m) has been introduced for improved electrical performance 
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of the Schottky diodes. PECVD Si02 film was deposited at ISOT with the quit low 
deposition rate. In addition the film quality can be poor if deposition rate is fast and the 
film being rather porous and susceptible to moisture absorption. In the process of 
PECVD, the energy needed for the chemical reactions to occur during the deposition, a 
plasma source is used. Plasmas consist of highly ionized gases. By supplying additional 
energy from the plasma to the reactant gas, the reactions needed for deposition can 
occur at a temperature much lower than those needed when only thermal energy is 
provided. In the plasma, reactions with the high energy electrons cause the reactant 
gases to dissociate and ionize into a variety of species. These include ionized and 
excited molecules, neutral molecules and neutral ionized fragments of broken-up 
molecules, including free radicals. For the deposition of SiOa, silane (25%), nitrous 
oxide (100%) and nitrogen (30%) were used. At the power of SOW, these species are 
externally reactive and with other species are absorbed onto the wafer surface and starts 
migrate, interact, rearranging and chemically recombine to form the Si02 film. The 
vacuum of the chamber was kept at 0.4 torr and the whole process was carried out for 
52 minutes. Figure 6.16 shows the schematic representation of PECVD deposited SiO: 
over thermal oxide of 40 nm. 
Gases used 
Power 
Pressure 
Time 
Thickness 
Si-face : 
n-1 
C-face 
SiH4 (25%), N2O (100%), N2 (30%) 
80W 
0.4 Torr 
52 minutes 
1.0 ^m 
PECVD SiOz 
i ?i 
•type4H-SiC [( 
Figure 6.16: Schematic representation of capping of thermally grown SIO2 
Vacuum annealing 
After depositing the PECVD Si02, again the vacuum annealing was performed by the 
same method as explained above. 
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Photolithography -1 (PLG-1) for Schottky and field ring window 
Photolithography is a process used in semiconductor device fabrication to transfer a 
pattern from a photo masic to the surface of a substrate. It is most important process in 
IC fabrication. It determines the minimum feature size. The major steps involved are 
wafer cleaning, photoresist application, soft baking, mask alignment, exposure, 
development and hard baking. The general conditions which were used for 
photolithography are given below. 
Photoresist 
Temperature 
Humidity 
Spin coater RPM 
Ramp 
Spin coating time 
Pre back 
Exposure time 
Developer 
Developing time 
Post back 
S-1813(+ve)m/s Shipley 
22°C 
47% 
4500 
30 sec 
30 sec 
90°C for 30 minutes 
5.8 sec 
MF312 
1 minutes 
: 120°C for 40 minutes 
Figure 6.17: (a) Shows the photoresist spin coater system and (b) shows the IVIA-56 mask 
aligner system 
In this process, the wafer was coated by positive photoresist (S-18I3) using Headway's 
spin coater (as shown in figure 6.17 (a)) with 4500 rpm. The estimated thickness of the 
photoresist was 1.5 \im and the wafer was kept for pre bake at 90°C for 30 minutes. 
After pre bake, the sample was loaded for pattern delineation using MA-56 mask aligner 
(as shown in figure 6.17 (b)). The wafer was exposed by UV light for 5.8 sec. After 
exposure, the wafer was dipped in appropriate developer (lVIF-312 for used photoresist) 
for I minute. The developed patter was now being fixed using DI water. The wafer was 
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hard baked at 120°C for 40 minutes. Now the wafer was preceded for next step. The 
selective etching of oxide was carried out to realize the Schottky and field ring window 
as shown in figure 6.18. 
Si-face i 
1 n-type4H-SiC ;| 
C-face 
Figure 6.18: Schematic representations for the Schottky and field ring window 
Schottky contact metallization (Ni) 
Ni metal was used for Schottky contact metallization as well as field ring metallization 
in this work. The same metallization method (e-beam evaporation) has been used for Ni 
deposition of 2000A thick layer. The conditions for metallization are summarized 
below. Figure 6.19 shows the schematic representation of Schottky contact and field 
ring metallization. 
Vacuum (starting) 
Vacuum (during evaporation) 
Beam current (during evaporation) 
Deposition rate 
Total time 
Measured thickness 
«2xl0"^torr 
«8xlO"^torr 
50-60 mA 
1.4 A/sec 
30 minutes 
2000 A 
Si-face . 
• 
C-face 
r-i rnr" 
^mn^^ 
n-type 4H-SiC \ 
Figure 6.19: Schematic representations for Schottky contact metallization 
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Photolithography -2 (PLG-2) for delineation of Schottky diode structure, field 
plate and field ring 
After Ni-metallization, PLG-2 was performed for the delineation of Schottky diode 
structure with field plate and field ring. The general condition for PLG-2 is same as 
explained above (for PLG-l). In addition only UV exposure time was varied from 5.8 to 
6.5 sec because the photoresist was coated on the metal surface. Figure 6.20 shows the 
schematic representation of Schottky structure along with field plate and metal field 
ring. 
! 
Si-face 
C-face 
n-type 4H-SiC 
^1 " ^ 
Figure 6.20: Schematic representations for delineation of Schottky structure along with 
field plate and field ring 
Vacuum annealing of Schottky metal 
Vacuum annealing was performed by the same method as explained earlier to improve 
the Schottky metal adhesion at the interface of metal and 4H-SiC. 
Passiyation of devices by PECVD Si02 
PECVD Si02 was used as a passivation layer over the active area of the device to 
protect the device from environmental conditions. Similar deposition method was 
followed as discussed earlier. Figure 6.21 shows the schematic presentation of the 
device after the passivation. 
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Si-face 
C-face 
n-type 4H-SiC 
Figure 6.21: Schematic representation of passivation of devices by PECVD method 
Photolithography -3 (PLG-3) for contact pads window 
After passivation, process of PLG-3 was carried out to open the contact pad window 
using the same photolithography method as explained above. The UV exposure time for 
this case was again 5.8 sec and other conditions were similar. Figure 6.22 shows the 
schematic representation of devices after open the contact pad window. 
Si-face 
C-face 
lU^UB'^ 
n-type 4H-SiC 
Figure 6.22: Schematic representation of opening the contact pad window 
Contact pads metallization (Ti/Au) 
After contact pad window opening, metallization of composite layer of Ti/Au was 
carried out for realization of contact pad and metal line. The general condition for 
metallization is same as explained above. 
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Si-face 
C-face 
n-type 4H-SiC 
Figure 6.23: Schematic representation of contact pad (Ti/Au) metallization 
Photolithography -4 (PLG-4) for realization of contact pads 
After metallization, PLG-4 was performed for the realization of the contact pads of 
active area of device as well as field ring. The adopted method is again same as 
explained above. Figure 6.24 shows the schematic presentation of realized structure. 
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Si-face 
C-face 
i^mil B H ^ H i_ ll__^^iJ l^m^mm Mfl 
n-type 4H-SiC 1 J 1 
Figure 6.24: Schematic representation of diode structure after delineation of contacts pads 
Figure 6.25 (a) shows the processed wafer on a quarter piece of 4H-SiC substrate while 
(b) represent the a 2" fully processed wafer carrying Schottky structure (c) shows the 
front side of the wafer, where Schottky structure was realized and (d) shows the back 
side Ohmic contact metallization. Dicing of 4H-SiC was standardized in collaboration 
with M/s DISCO Japan for their machine Model 312. The blades were prepared for SiC 
by M/s DISCO Japan and tested at CEERI, Pilani. A procedure was optimized for the 
dicing of SiC wafers using special blades. A Multi step cutting was introduced with a 
maximum cut depth of 100 jim. 
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Figure 6.25: (a) A processed quarter and (b) 2" dia wafers of 4H-SiC (c) 2" fully processed 
wafer carrying the Schottky diode structures (b) Ohmic contact metallization on back side 
(towards highly doped n^ ) 
Packaging and wire bonding 
Conducting silver paste was used for the bonding of the chip on TO-8 header. Ball to 
wedge bonding of gold wire (25 ^m dia) was employed for diode pad to post bonding. 
Figure 6.26 (a) shows the West Bond's ball to wedge bonder while figure 6.26(b) shows 
the location of capillary during actual wire bonding. Figure 6.27 describes the details of 
the bonding of the active area of devices as well as field ring to the post of the header. 
Figure 6.28 shows the finally fully packaged 4H-SiC Schottky diode on TO-8 header. 
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Figure 6.26: (a) West bond's ball to wedge bonder and (b) location of capillary during the 
actual wire bonding 
Figure 6.27: Details of the wire binding 
Figure 6.28: Packaged Schottky diodes on TO-8 header 
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6.7 Characterization of devices 
6.7.1 Analysis of I-V characteristics 
The Schottky barrier height (^B) and ideality factor (r|) are very important parameters 
for the characterization of Schottky diodes. Basically, four methods are used to evolutes 
the barrier height of Schottky contacts (metal-semiconductor contact): current-voltage 
(I-V), capacitance-voltage (C-V), activation energy and photoelectric methods. In this 
work, I-V and C-V techniques were used to determine the Schottky barrier heights. 
6.7.1.1 Determination of barrier height and ideality factor 
The current-voltage relationship predicted by the thermionic-emission theory is well 
defined as equation 6.4. For moderately doped semiconductors, the I- V characteristics 
in the forward direction with V>3kT/q is given by 
J = Js{Qxp{qV/kT)-\} 6.15 
Where 
Js=AT^ exp{- q{<^i, - A(Z)^y)/A:r} 6.16 
For convenience, we call ^\,- A(t)bi the effective barrier height. A is the Richardson 
constant modified to take into account the effective mass of electrons in the 
semiconductor, quantum-mechanical reflection of those electron which are able to 
negotiate the barrier, and phonon scattering of electrons between the top of the barrier 
(as defined by the image force) and the surface of the metal. Since both A* and A^ are 
weak function of applied voltage, the forward I- V characteristic (for V>2kT/q) is 
represented by 
J = Js{Qxp(qVI?jkT)} 6.17 
where r\ is the ideality factor of diode: 
^ _ g dV 
^~kTd(\nj) ^-^^ 
d^l kT d{\n{AA*) 
dV q dV 6.19 
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So the plot of In (J) versus V in the forward direction should give a straight line. The 
intersection of this straight line with the vertical axis gives the value of In(Js). There are 
three ways in which the barrier height can be deduced from the measured data using the 
following equation. 
.Alln 
J s 
6.20 
(a) If A*is known, the value of Js immediately gives the value of effective barrier 
heights. 
(b) If A* is not known, one may measure the forward J-V characteristics over a range of 
temperature and hence find the value of Js as a function of temperature (T). A plot of In 
(Js/T )^ against T ' should give a straight line of slope -q(j)eft/k and intercept on the 
vertical axis equal to In (A*). The barrier height is generally a decreasing function of 
temperature because the expansion of the lattice cause change in the work functions and 
other parameters which determine the barrier heights. 
(c) According to equation 6.15, the reverse current should saturate at the value Js if V<-
3kT/q. In practice this behavior is rarely found. By plotting the value of ln(J) versus the 
some suitable function of reverse bias voltage. For the known value of A* the effective 
barrier height can be directly calculated form measured value of Js (extrapolation of J-V 
curve to V=0). 
It should be stressed that the determination of barrier heights from measured J-V 
characteristics is only reliable if the forward plot of ln(J) versus V is a good straight line 
with a low value of ideality factor (r|). For the large value of r|, or non-linear plots of 
ln(J) versus V, the diode is ideal probably due to the presence of thick interfacial layer 
or to recombination in the depletion region and the barrier height is not clearly defined. 
The ideality factor of diodes can be directly determined by using equation 6.18. 
6.7.1.2 Results and discussion 
Current-Voltage (I-V) characterisfics of Schottky diode was carried using Kiethley's 
source measurement unit on indigenously developed LabVIEW based measurement 
setup. Figure 6.29 (a) shows a typical characteristic of fabricated 4H-SiC Schottky 
diode having 0.82V "ON voltage" and «2-5 nA of reverse leakage current at -200V. The 
detail of forward I-V characteristic of Schottky diode has been shown in figure 6.29 (b). 
This forward I-V data was further used for extraction and analysis of the barrier height 
and ideality factors of diodes. 
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Figure 6.29 (a): l-V characteristics of fabricated 4H-SiC Schottky diode 
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Figure 6.29 (b): Forward bias characteristics of fabricated Schottky diode structure 
Determination of barrier height by I-V method 
The barrier height was calculated using equation 6.20. We know that the value of 
Richardson constant, A* for 4H-SiC is 146 Amp cm"^  K". Figure 6.30 shows the curve 
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of In (J) versus forward voltage (V). By extrapolating the ln(J) curve to V=0, provides 
the value of saturation current density (Js). Figure 6.31 shows the determination of the 
value of Js for measured curve, which comes out to be 35.10 Amp/cm^. The details of 
mathematical calculation are given below. 
<I>B = I n 
f *^7 \ 
' A T^ ' 
«^ = —in{^*r- - in( . ; j 
q 
^5 =—[16.39+35.10] 
9 
^B = 1.332 eF 
4H-SIC Schottkv Diode 
Forward Bias (Volts) 
Figure 6.30: In (J) versus forward bias voltage 
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Figure 6.31: Estimation of saturation current density from in (J) versus voltage curve 
Determination of ideality factor 
The ideality factor of the diode was calculated using equation 6.18. From the measured 
forward characteristics as shown in figure 6.29 (b), the derivative of ln(J) versus V was 
estimated and presented in figure 6.32. The average derivative of 32 has been taken in 
this calculation. Using the value of thermal voltage (0.025875) and derivative of ln(J) 
versus V, we can calculate the ideality factor easily. The details of mathematical 
calculation are presented below. Figure 6.33 shows the variation of the ideality factor 
with forward bias voltage, which is quite linear throughout the voltage operation. The 
average value of the ideality factor has been estimated to be of 1.21 for fabricated 4H-
SiC Schottky diode and reported in thesis work. 
q dV 
rj 
ri = 
KT a (in j) 
j_ L 
KT 32 
7 32 X 0.025875 
I 77 = 1.21 
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6.7.2 Analysis of C-V characteristics 
6.7.2.1 Determination of barrier height 
The barrier height can also be determined by the capacitance-voltage measurement. 
When a small ac voltage is superimposed upon a dc bias, charges of one sign are 
induced on the metal surface and the charges of opposite sign in the semiconductor. The 
differential capacitance C=dQ/dV under the reverse bias is given by: 
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C^A{qNDesl2f\Vt,t-v-{kTlq)) 1-1/2 6.21 
Where, A is the area of contact. 
Hence 
C-^=\^IA\NoSs\Vbi-v-{kTlq)) 6.22 
The intercept on the voltage axis in the plot of 1/C^  versus V gives the value of built in 
potential Vbi from which the effective barrier height can be determined by using 
following equation 
6.23 
Where, kT/q is the thermal voltage which has the value of 0.02587 V. 
6.7.2.2 Determination of epitaxial doping 
The doping level of epitaxial layer can be determined if No is constant throughout the 
depletion region. The value of doping concentration can be extracted using equation 
6.22 in the form of 
n-l 
1 
N n = -
?fS/C ]/dV 
6.24 
or 
Nn = 
2 
^•acl 
m 
dV 
) 
6.25 
Using the above equation, one should obtain a straight line by plotting 1/C^  versus 
voltage. If ND is not constant, the differential capacitance method can be used to 
determine the doping profile. 
6.7.2.2 Results and discussion 
The C-V characteristics were carried out by sweeping the dc bias from -40 V to 1 V at 
IMHz frequency using 4284A LCR meter. The data acquisition has been carried 
through LabVlEW indigenously developed computer aided measurement facilities. 
Figure 6.34 shows the typical characteristics of fabricated Schottky structure. The 
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barrier height and doping concentration have been evaluated using suitable equations 
with the help of the experimentally measured C-V characteristics [26]. 
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Figure 6.34: Typical C-V characteristics of 4H-SiC Schottky diode 
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Figure 6.35: Estimation of built in potential from 1/C^  versus applied voltage 
Determination of barrier height by C-V method 
The barrier height was determined using equation 6.23. The built in potential (Vbi) was 
estimated by extrapolating the 1/C^  curve at voltage axis, the intercept provides the 
value of (Vbi). KT/q is the thermal voltage while Nc and No are the charge carrier 
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densities. The value of Nc available in literature is 2.8x10 cm" and the experimentally 
measured value of NR isl.34xl0"^ cm"^ . 
<PR = ' / . , + — + — I n 
fNr"^ 
y^D) 
(^ B = 1-27+ 0.025875 +0.025875 In 
(bn =1.27 + 0.025875 + 0.2573 
^ 2 . 8 x 1 0 ' ^ ^ 
1.34 x l O 15 
= 1.27 + 0.025875 + 0.2573 
(l)B=\.55eV 
Determination of epitaxial layer doping concentration 
The epitaxial layer doping concentration was calculated using equation 6.25. Figure 
6.36 shows the derivation of l/C' versus voltage. In case of 4H-SiC, Ssjc= 9.7 x 8.874 
xlO"'^  F/m or 86.08x10"''* F/cm has been reported in literature. The mathematical 
calculations of determination of doping concentration are as follows. The calculated 
doping concentration of-I.34xl0'^ cm"^  has been found approximately same as the data 
provided by wafer supplier (-9.93x10''' cm"^ ). Figure 6.37 shows the variation of 
epitaxial layer doping with applied bias, which shows a linear variation. 
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It has been observed that the value of barrier height obtained from the C-V 
measurement is larger than the value obtained from I-V. This difference in barrier 
heights has been reported in the literature [24]. On the basis of the model proposed by 
Warner and Gulter [25] this difference in the barrier height can be explained. In this 
model, the interface between the metal and semiconductor is not flat but rough, with the 
result of fluctuations of the Schottky barrier as indicated in figure 6.5. The forward 
current preferentially crosses the Schottky contact the area attributing the lowest values 
of barrier height. Conversely, the C-V measurements yield an estimation of mean value 
ofthe barrier height. 
6.8 Conclusions 
On the basis ofthe experimental results obtained in the study reported in this chapter, 
following conclusions may be drown: 
• The optimized oxidation mechanism (method) can be implemented in the 
Schottky diode fabrication. 
• The vacuum annealing at the low temperature of thermally grown oxide can be 
successfully performed to remove the trapped CO2/CO from the bulk of oxide. 
• Vacuum annealing of Schottky contact and Ohmic contacts metallization can be 
performed at the high temperatures to increase the adhesion and make some 
proper contacts. 
• Thermally grown Si02 with capping of thick PECVD Si02 can be used for field 
plate termination while Ni metal may be used for field ring termination. 
• A Schottky diode of breakdown voltage >800V having 2-5 nA leakage current at 
-200V was fabricated and electrically characterized. 
• The ideality factor of diode has been found to be 1.21. 
• The value of barrier height has been found to be 1.335 eV by I-V technique and 
1.5 by C-V technique. 
• The epitaxial layer doing concentration has been experimentally calculated by 
C-V method, which comes to be very close to the given data from wafer 
supplier. 
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ConcCusions ancC scope of future work 
7.1 General conclusions 
The aim of research work reported in this thesis has been to make tangible contributions 
towards the development of 4H-SiC based device fabrication technology. The area of 
oxidation mechanism for Schottky diode fabrication has been identified as the field 
where most contributions could be made and consequently, much effort has been 
directed along those lines. Moreover, several contributions to the process technology 
field have been made during this study, with some new results. 
With the device fabrication process as a guideline, the most relevant conclusions are 
summarized as follows: 
• In the experimental study of the thermal oxidation process, both methods (dry 
and wet) have been thoroughly studied at a different temperature. Based on the 
experimental results, the growth dynamics of Si02 has been explored. 
• In the thermal oxidation process of 4H-SiC, Si-face remains silicon rich face and 
C-face remains carbon rich face. This observation validates the discrete nature of 
the oxidation mechanism with a limiting minimum oxide thickness. 
• The initial growth rate (for short time oxidation) of wet oxidation has been 
found always greater than dry oxidation on both faces. A parabolic trend of 
growth rate has been observed. 
• The growth rate multiplication factor (GRMF) has been calculated for both 
oxidizing ambient (dry and wet). It has been observed that in case of dry 
oxidation GRMF vary in the range of 4-6, i.e. in case of dry oxidation C-face 
oxidize 4 to 6 times faster than that of Si-face. Similarly, for wet oxidation this 
GRMF is found in the range of 8-12, implying that in case of wet oxidation C-
face oxidize 8 to 12 times faster than that of Si-face. 
• The parabolic and linear rate constants for both oxidizing ambient have been 
calculated using the standard Deal and Grove model and with the help of these 
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• 
rate constants the activation energy on both terminating faces has been also 
calculated. 
The value of activation energy (Ea) has been estimated using the slope of linear 
rate constant (B/A) versus 1/T for both oxidizing ambient. Which was found to 
be 2.81 eV and 2.27 eV at Si-face and C-face respectively in case of dry 
oxidation while, 2.67 eV and 2.13 eV at Si-face and C-face respectively in case 
of wet oxidation. Similarly, the value of activation energy (Ea) was also 
estimated using the slope of parabolic rate constant (B) versus 1/T for both 
oxidizing ambient. Which was found to be 2.86 eV and 2.02 eV at Si-face and 
C-face respectively in case of dry oxidation while, 2.50 eV and 1.53 eV at Si-
face and C-face respectively in case of wet oxidation. 
Differences in the activation energy at different faces has led to explain the 
different oxidation rates on both terminating faces means lower activation 
energy of C-face have the higher growth rate than that of Si-face. 
Since the thesis work is devoted to the development of device technology, 
therefore the quality of thermal oxide films was checked by the physical and 
electrical characterization methods. 
Contact mode AFM data revealed a higher atomic density and more roughness 
on C-rich face of 4H-SiC than Si-face, which has been verified by stylus based 
surface profiler. 
Since these oxide layers serve as insulating barrier in most of the process 
involving in semiconductor device fabrication. Therefore, the current conduction 
mechanisms through the insulator have been experimentally characterized on the 
basis of bulk limited and electrode limited phenomenon by fabricating a test 
structure based on metal-oxide-silicon carbide (MOSiC) structure with varying 
oxide thickness. 
It has been observed that Fowler-Nordheim tunneling is valid up to 30 nm of 
oxide thickness for entire electric field range while up to 56.6 nm in the high 
field region only. In case of thick oxide (61.4 nm), F-N plot terminate to its 
limitation, revealing a bulk limited behavior. 
Electrode limited tendency has been observed in both Schottky emission and 
Poole-Frenkel conduction. Schottky emission was seemed to be dominating 
mechanism in low fields while Poole-Frenkel conduction dominates in high 
fields of thermally grown Si02. 
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• Charge management of oxide also plays a crucial role in the fabrication of 
semiconductor devices. All possible oxide charges have been extracted using, I-
. V and C-V characteristics of fabricated test structures. 
• The flatband voltage shift of all the samples indicated positive value due to the 
existence of deep accepter type surface states and negative fixed charges, and 
these effects are highly responsible for variation of interface trap level density 
(Dit) with oxide thickness. 
• The interface traps level density, Dn at Si02/4H-SiC interface is significantly 
higher near the conduction band edge (Ec) of wet thermally oxidized epitaxial 
Si-face of 4H-SiC (0001). A sharp increment has been observed in the variation 
of Dit as a ftinction of oxide thickness at the edge of the conduction band while 
near the midgap it remains constant for all oxide thickness. 
• The electrical behavior of Si02 under the influence of post oxidation annealing 
(POA) in the flow of molecular N2, temperature and illumination has been 
examined and reported in the form of this thesis. 
• It has been observed that, all associated oxide charges and reverse leakage 
current reduced significantly under the influence of POA in N2 ambient. 
• The barrier height at the interface of Si02/4H-SiC was calculated by employing 
the Fowler-Nordheim conduction mechanism. It has been concluded from the 
analysis that the effective barrier height is independent of oxide thickness while 
a strong dependency has been observed under the influence of temperature. A 
continuous decrement in the effective barrier height has been observed with 
temperature. 
• The variation of oxide charge as a function of oxide thickness has been studied, 
which revealed a parabolic trend in the variation of fixed oxide charges while 
oxide trapped charges decrease continuously as oxide thickness increases. A 
linear increment in interface trap level densities as a ftinction of oxide thickness 
has been also observed. 
• The fabricated test structure (Ni/Si02/4H-SiC), MOSiC devices were 
characterized electrically under white illumination. Pronounced optical 
sensitivity was obtained by this structure, although the light intensity was very 
low. A linear relation between the threshold field and incident light intensity was 
found that suggests the possibility of developing a quantitative low intensity 
optical detector. 
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Based on the experiments carried out to understand the exact thermal oxidation 
kinetics for device fabrication, a theoretical approach (model) has been proposed 
that accounts for 4H-SiC oxidation based on atomic configuration of single 
crystal 4H-SiC. The oxidation kinetics on Si-face and C-face of 4H-SiC has 
been explained on the basis of formation of Si02 and removal of carbon-oxides 
during the thermal oxidation. In this model, the in-homogeneity between 
oxidation rates on both faces has been explained on the basis of responsible 
terminating atoms (Si-atoms for Si-face oxidation and C-atoms for C-face 
oxidation). 
During the thermal oxidation of Si-face and C-face of 4H-SiC, the variations in 
the oxidation rate are due to a barrier for O2 diffusion at the SiOiMH-SiC 
interface. The formation of the barrier is due to the density of the trapped carbon 
oxides which is face dependent. 
In the support of the proposed model a novel experimental technique (by 
protecting the thermally grown SiOi with Ni metal) has been introduced to 
observe the removal of carbon-oxide by means of vacuum armealing during the 
thermal oxidation of 4H-SiC. 
Hemispherical spikes have been observed in test structure, where the thermal 
oxides are present; clearly indicate the removal of carbon-oxide. In the support 
of this experiment EDX and SEM analysis has been performed. The obtained 
results corroborate the proposed thermal oxidation model of 4H-SiC. 
A vacuum annealing technique in Ar atmosphere at mild temperature has been 
introduced to release the trapped carbon-oxides gas from the matrix of Si02. 
The presences of carbon-oxides in grown film make poor adhesion with metal. 
To overcome this problem the vacuum annealing in Ar ambient has been used, 
which provides a very significant result. 
Finally an optimized oxidation process (method) has been implemented in the 
fabrication of 4H-SiC Schottky diode. In this method wet thermal oxidation has 
been carried out at 1110°C followed by annealing in molecular N2 ambient. The 
re-oxidation has been carried out at 950°C followed by again annealing in 
molecular N2 ambient at same temperature. 
Vacuum annealing of Schottky metal contact and Ohmic contacts metallization 
has been performed at a high temperature to increase the adhesion and make 
proper contacts. 
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• A novel structure in the form of thermally grown Si02 with capping of thick 
PECVD Si02 has been used for field plate termination while Ni metal has been 
used for field ring termination in the fabrication of Schottky diode. 
• The fabricated Schottky diodes show the breakdown voltage >800V having 2-5 
nA leakage current at -200V. The ideality factor of 1.21 and barrier height of 
1.335 (by I-V technique) and 1.5 (by C-V technique) has been calculated. 
• The epitaxial layer doping concentration of used 4H-SiC substrate has been 
experimentally calculated by high frequency C-V method, which is very close to 
the given data from the wafer supplier. 
7.2 Suggestions for future work 
The efficient optimization of a simple thermal oxidation mechanism is the most 
desirable solution for fabricating the insulating layer on SiC. A lot of efforts have been 
aimed to explore this issue in the last decade by many research groups. Some novel 
contribution has been introduced in the form of this thesis but some more work is also 
needed in this way. In this thesis work, most of the analysis has been performed at Si-
face of 4H-SiC due to the availability of epitaxial layer on Si-face. The epitaxial layer 
on C-face can provide some more information in the development of SiC device 
technology especially in the exploration of the oxidation mechanism. 
1. A strong reduction in oxide charges have been reported in chapter 3 by 
incorporating the molecular N2 annealing process after oxidation. Some more 
annealing methods like, annealing in NO ambient, N2O ambient or forming gas 
ambient is also suggested to observe the more effective annealing process in the 
fabrication of device. 
2. In the calculation of interface trap level density, C-V method was only considered, 
conductance-voltage or some other methods are also suggested to verify the 
reported results. 
3. The effect of POA on the variation of interface trap level density was not presented 
here. The data analysis is in progress and is supposed to be reported in near future. 
4. The effect of illumination on C-V characteristics is also in progress. 
5. To establish the proposed model more mature, same epitaxy layer (thickness) on C-
face is suggested in the fabrication of test structure to observe the presence of spikes 
on oxidized C-face of 4H-SiC. 
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6. The device performance of Schottky diode can be compared by realizing the same 
Schottky structure on C-face epitaxial wafer. 
The reported work of this thesis has many applications in the development of Silicon 
Carbide based devices. Some effective applications of this study are as follows: 
1. It is well known that in the development of gas sensor, the semiconductor field-
effect devices such as metal-oxide-silicon carbide (MOSiC), MOSFET and Schottky 
diodes can be easily made gas sensitive by using catalytically-active materials, such 
as palladium (Pd), platinum (Pt), or iridium (Ir), as metal electrodes. So the studied 
process and fabricated structures can be applied in the development of gas sensors 
using suitable electrode. 
2. Characterization of the gate oxide is one of the most important process in the 
development of Silicon Carbide based MOSFETs technology. The results reported 
in this thesis work mainly characterization of Si02 may be useful in the 
development of such type of technology. 
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Appendix-I 
Experiments on chemicaCetching of4J-[-SiC 
In single crystal growth technology of SiC, maintaining the surface quality and 
uniformity is a major challenge for existing SiC epitaxy process. However, the 
magnitude of stresses that develop during the growth of the single-crystal SiC and 
machining process could be high enough to introduce structural defects such as 
dislocations and micropipes. Generally there are mainly three types of etch pits found in 
the bulk of SiC, first threading micro-pipes second deep and shallow voids and third 
screw dislocation. These all types of defect and dislocations can be easily identifying by 
chemical etching procedure. These techniques have several advantages over more 
complicated techniques such as X-ray diffraction (XRD), Scanning electron 
microscopy-cathodoluminescence (SEM-CL), Transmission Electron Microscopy 
(TEM) or Electron Beam Induced Current (SEM-EBIC) and so on. These methods take 
a short time for data acquisition, simple and inexpensive equipment is usually needed 
and a broad range of defects can be exposed and analyzed on samples without any size 
limits. Molten KOH is one of the most suitable and reliable sahs which have been 
intensively investigated by many groups in this area. In our laboratory, some efforts 
have been also made in order to etch the SiC surface. Molten KOH has been used for 
defect selective etching i.e. to identify the micropipes disorders and dislocation on both 
substrate surface (Si-face and C-face) [1,2], whereas aqueous KOH electrolyte has been 
used for selective bulk micromachining using electrochemical etching. A simple and 
economical experimental setup for both the experiment has been developed and 
presented in this paper. Molten KOH and electrochemical etching (in aqueous KOH 
wet. 45%) process was performed systematically and presented here in the form of 
Appendix-1. 
Experimental Details: 
The detailed of oxidation procedure can be found somewhere else [chapter 2]. Molten 
KOH etching has been performed in a graphite crucible at s different evaluated 
temperature. Prior to go for molten KOH etching desired temperature of the hot plate 
has been fixed. A graphite crucible having KOH pallet is then put on the hot plate. 
Thermocouple with temperature controller is used for measuring and controlling the 
temperature of hot plate. Samples are dipped in molten KOH for 30 minutes. Figure A-
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I.l shows the schematic diagram of molten KOH setup. In the electrochemical etching 
experiment, a suitable mask layer with a composite layer of silicon nitride (deposited by 
LPCVD) and thermally grown Si02 over 4H-SiC were used for a long-time etching in 
aqueous KOH solution. Ni was used as ohmic contacts. Aqueous KOH solutions with 
concentrations 45 wt% were used as electrolytes. The samples under investigation and a 
Pt plate were used as the anode and the cathode respectively during electrochemical 
etching. Figure A-1.2 shows the schematic diagram of the electrochemical etching tank. 
The concentration of solution has been maintained 45 wt% for all experiments. A 
constant current has been supplied by microcontroller based constant current source 
across cathode and anode. The current density has been varied from 5mA/cm^ to 
lOOmA/cm^ for a fixed time (30 minutes). After etching, the silicone resin was removed 
from aqueous KOH solution and then etched depth was measured using a surface 
profiler. The surface morphology was captured using an optical microscope and image 
was analyzed in SPIP image analysis software. 
Figure A-I . l : Schematic diagram of experimental etching setup using molten KOH 
Copper Pod 
Tef lor Pod 
Beoker 
Spring 
Figure A-1.2: Schematic diagram of electrochemical etching setup 
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Molten KOH etching process 
The vertical dispersion of substrates by hollow pipes, which is icnown as micro pipes, 
was considered to be the most serious defect for device performance. In this study most 
attention was focused on micropipes and other defects like shallow and deep voids, 
exhibiting anisotropic etch patterns produced by molten KOH on the wafer surfaces. 
Most of the etch pits revealed a hexagonal shape. The most important parameter that 
controls the etch rate is the density of kinks, the etch rates should be higher in the 
<1]20> directions than in the <1100> directions. The crystallographic bonding seems to 
be stronger in a <1100> direction and the kink density is higher for <1120> surfaces 
than the ones for <1100> faces [3]. Due to this anisotropic behavior in the etching, most 
etch patterns 4H-SiC are likely to have a six-fold symmetry which is shown in the 
figure A-I.4. 
Figure A-1.3: (a) Sliows tlie optical photograpli of etched surface of Si-face of 4H-SiC, (b) shows the 
3D image of (a), (c) shows the micropipes and (d) shows the 3D representation of micropipes 
(a) (b) (c) (d) 
Figure A-I.4: (a) Shows the threading micropipes (TMP), deep and shallow voids (DSV) and screw 
dislocations (SD) (b) shows the threading micropipes (TMP) only, (c) shows the screw dislocations 
(SD) and (d) shows the shows the threading micropipes (TMP) and deep and shallow voids (DSV) 
On the Si-face, three types of hexagonal etch patterns have been observed due to (/) threading 
micropipes (TMP). TMP and DSV have a similar etch pits appearance with gazed to size, but the 
DSV defects has a flat bottom. For this reason, these types of defect are believed to be related to 
micropipes starting or stopping at a certain stage of the double growth of single crystal SiC. SD 
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defects have pointed bottoms and are due to screw dislocations. Etch pits appearance may depend 
on crystal growth condition. 
Electrochemical etching in aqueous KOH solution: 
In the experiment of electrochemical etching of bulk 4H-SiC, it has been observed KOH attacks the 
Si-face and the C-face in different ways; the Si-face is etched preferentially, whereas the C-face is 
etched in the isotropic manner. This difference in the etching behavior on the Si- and C-faces can 
be related to the difference in the surface free energies of the two faces. The source of power 
behind the formation of etch pits is an energetic recreation at the dislocation. In the similar fashion 
to the nucleation in single crystal growth, the crystal breakdown in etching is affected by the 
surface free energy of the solid surface. A higher surface free energy gives an anisotropic etching at 
defects, and a low surface free energy results in a smoother etched surface. The dislocation of SiC 
in aqueous KOH solution is under Kinetic control. 
In figure A-1.5 (a), green area shows the silicon nitride region where as rest of the portion is 
chemically etched. Figure A-1.5 (b) shows the etch depth measurement using a stylus based surface 
profiler. The current density between both electrodes has been varied from SmA/cm" to 
lOOmA/cm .^ The etching time has been fixed for 30 minutes. The calculated etch depth has been 
plotted as a function of current density, which is shown in the figure A-I.6 (a). It has been found 
that, the etching rate is different on carbon and silicon face for same etching time and same current 
density. These results are an experimental proves of above described theory. The etching rate is a 
function of current density for the same KOH concentration as shown in figure A-I.6 (b). This 
means that the depth of etching or etch rate can be controlled by the current density modificafion. 
O t f B V « 'J !^.-. ^ ^ i • « U 4 I 
(a) (b) 
Figure A-1.5: (a) Selective etching on Si-face at current density 30mA/cm^ and (b) etched thickness 
measurement on Si-face using surface profiler 
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Figure A-1.6: (a) Selective etching on Si-face at current density 30mA/cni and (b) etched 
thickness measurement on Si-face using surface profiler 
A very simple and economical method was developed to investigative the defects and 
dislocations in epitaxial 4H-SiC wafer using molten KOH. The less numbers of etched 
micropipes and appeared defects on Si-face justify its epitaxy nature. Due to the fast 
etching rate on c-face all types of defects and micropipes mixed together and form some 
hillock structure. The sizes of etch-pits are very small thus these types of structure can be 
used in the development of Nanotechnology based devices. Since the surface free energy 
of SiC is very high so the Alkali aqueous KOH solution can be used in the anisotropic 
etching of SiC. In order to improve the bulk micromachining of 4H-SiC, an 
electrochemical etching method was developed with a simple and suitable designed tank. 
The Mask layer of LPCVD Si3N4 has been observed quite satisfactory even at high anodic 
potential. It is found that the dissolution of SiC in aqueous KOH solution is under kinetic 
control with current density and time. 
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Appendix-II 
Laf)\I'£\^ based Characterization setup 
In the area of semiconductor device characterization, current-voltage (I-V), capacitance-
voltage (C-V) and conduction-voltage (G-V) and so on are the important electrical 
parameters through which a lot of necessary parameters can be extracted and analyzed. For 
example, by using 1-V measurements or characteristics, the different parameters of the 
semiconductor devices like threshold voltage, saturation current, reverse breakdown 
voltage, reverse leakage current so on and from the C-V measurement doping 
concentration /profile, oxide thickness, surface state charge, and flat band voltage so on 
can be easily extracted. This information will be used for a low-level comparison between 
theoretical device build-up and actual fabrication output and device performance. In case 
of conventional measurement methods, a Source Measure Unit (SMU) is generally used. 
For characterization of devices, DUT (Device under Test) is connected across the terminal 
of the instrument and the required function and range of measurement are selected 
accordingly. For example, in the measurement of I-V characteristics, we have to select 
sourcing parameter V or I source, filter, integration time, compliance limit etc. At the time 
of testing, we write down the test result for each step of the measurement process and 
finally we plot the graph of I-V characteristic using this measured data. In order to 
overcome the disadvantages of the conventional measurement system, a fiilly automated 
test & measurement setup for the characterization of semiconductor devices have been 
developed and presented in the form of appendix-Il. The detail procedure for the 
interfacing of Keithley Source Measure Unit (model 236) for measuring, 1-V 
characteristics and Agilent 4284A LCR meter for C-V measurements of two terminal 
devices has been mainly discussed step by step. 
Experimental Setup: 
The computer aided test &. measurement setup was developed on Lab VIEW platform. 
Figure A-ll.l shows the complete block diagram of the developed experimental setup. 1-V 
characteristic of two terminal devices like Diode, MOS structure and so on are measured 
using single SMU, but for the measurements of three terminal devices like Bipolar 
Junction Transistor and MOSFETs, two SMU's are programmed to work in pair. In the 
developed setup, Agilent 4284A LCR meter was also programmed to measure C-V 
characteristic at the different frequency with a different voltage level. All instruments are 
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connected to computer in parallel configuration via GPIB bus. The instruments are 
controlled by the LabVIEW based custom written program, which send control word 
(command) to the instrument via USB/GPIB interface and receive the data from the 
instruments. 
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Figure A-II.l: Automated test & measurement setup. The instruments are connected via 
GPIB cable 
Program is written to select required ftinctions of the instrument and acquire data from it. 
The LabVIEW environment is based on the concept of virtual instruments (Vis), which can 
be defined as layers of software and hardware, added to a personal computer, in such a way 
that computer acts as a custom-designed instrument. The Vis consists of front panel and 
block diagram. 
Front Panel: The front panel is a graphical user interface used for data presentation and 
control inputs and can be highly customized by the user for their specific application. 
Several numeric control pallets are created in the front panel to allow the user to enter the 
start voltage, step voltage, stop voltage, integration time, filter value and compliance limit 
for the instrument. Indicators are created for displaying the graph of the current vs. voltage, 
measured-voltage and current value. Figure A-II. 3 (a) and (b) shows the front panel of the 
I-V and C-V measurements program. 
Block diagram: The layer behind the front panel is called the block diagram which is the 
essential part of the program that implements the user-defined analysis, acquisition and 
control. Figure A-II.4 (a) and (b) shows the block diagram of the I-V and C-V 
measurements program. 
Description of Block Diagram: A stack sequence structure is used in designing the block 
diagram. 
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1) In the first sequence of the block diagram the program is written to request the user to 
give a file name 
2) In the second sequence VISA read- write palettes are connected to VISA resource for 
sending commands to instrument to select source- measure function (V source or I source) 
filter value, integration time compliance limit etc. 
3) In the third sequence, within while loop, another stack sequence structure is used to read 
the data from the instrument and create a graph indicator. This graph indicator displays the 
plot of current versus voltage during the execution of each step of the measurement 
process. String palates are used to convert incoming string data (current and voltage value) 
into numeric value. A general flow chart of I-V measurement is given in figure A-II. 2. 
• Give Start, Step & Stop Voltage 
• Integration Time, Filter value 
• Select Range 
» 
Run the program 
1 f 
Measure current at Start Voltage 
Increment Start Voltage by adding Step Voltage 
Save data 
into Disk 
z 
Measure Voltage & Current 
Plot Current vs. Voltage in graph 
Figure A-II.2: Flow chart of I-V measurement setup 
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Figure A-II.3: (a) Front panel of C-V measurements setup (b) front panel of I-V 
measurements setup 
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Figure-AII.5: LabVIEW based Computer aided test and measurement facility at 
CEERI, Pilani 
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Abstract. Electrical properties of Si02 grown on the Si-face of the epitaxial 4H-SiC 
substrate by wet thermal oxidation technique have been experimentally investigated in 
metal oxide-silicon carbide (MOSiC) structure with varying oxide thicknesses employing 
Poole-Frenkel (P-F) conduction mechanism. The quality of Si02 with increasing thick-
ness in MOSiC structure has been analysed on the basis of variation in multiple oxide 
traps due to effective P-F conduction range. Validity of Poole-Frenkel conduction is es-
tablished quantitatively employing electric field and the oxide thickness using forward I-V 
characteristics across MOSiC structures. From P-F conduction plot {\n(J/E) vs. E^^^), it 
is revealed that Poole-Frenkel conduction retains its validation after a fixed electric field 
range. The experimental methodology adopted is useful for the characterization of oxide 
films grown on 4H-SiC substrate. 
Keywords. 4H-SiC; thermally grown Si02; metal oxide-silicon carbide structure; I-V 
characteristics; Poole-Frenkel conduction. 
PACS Nos 85.30.-z: 81.05.-t; 72.20.-t 
1. Introduction 
Thermal oxide reliability is one of the most critical concerns in the realization of 
metal oxide-silicon carbide (MOSiC) structures. Among a group of wide bandgap 
semiconductors, SiC competes owing to its unique capability of oxidation in the 
form of Si02 making it an obvious choice for replacing the mighty silicon MOS 
devices. Sihcon dioxide is an extremely stable passivating layer, acts as a good 
electrical insulator, and forms an excellent interface with the surface of SiC. It also 
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serves as a very good barrier against diffusion of dopants and other impurities, and 
can resist a number of thermal and chemical processes. Silicon carbide is an emerg-
ing wide bandgap, compound semiconductor to fulfill its potential as an electronic 
material for high temperature, high power, high frequency, and nonvolatile random 
access memory devices. It is the most compatible material in harsh environment 
where silicon carbide has established its unique identity for new generation elec-
tronic devices. 4H-SiC is a polytype of SiC which has a large bandgap (3.26 eV), 
the highest electron mobility (800 cm^/V-S) among hexagonal polytypes of SiC, a 
high value of critical electric field (3 MV/cm), high saturation velocity of electrons 
(2x10'^ cm/s) and high thermal conductivity (3-5 W/cm-K) [1-5]. In device fabri-
cation, 4H-SiC has a unique impact to realize MOSiC structure-based high-power 
devices. 
Investigation of the current-voltage characteristics seems to provide a more ade-
quate method for distinguishing between the different mechanisms of charge trans-
port. The mechanisms for DC conductivity at low and high electric fields in 
amorphous as well as crystalline materials have been discussed in the literature. 
Four main mechanisms have been proposed for the observed behaviour: direct 
tunnelling (DT), Schottky emission (SE), Fowler-Nordheim (FN) tunnelling and 
Poole-Frenkel (P-F) conduction, depending upon the magnitude of oxide thick-
ness, defect at the interface and polarity of the applied gate voltage [6-8]. P-F 
conduction mechanism is most often observed in amorphous materials, particularly 
dielectrics, because of the relatively large number of defect centres present in the 
energy gap. In fact, the particular host material, where the defects reside, can 
basically be viewed as acting only as a medium for localized defect states. The 
P-F conduction effect has been observed in many dielectric materials which are 
commonly used in 4H-SiC-based microelectronic device fabrication. For example, 
nitrided Si02 [9], HfOj/nitrided Si02 [10], HfOa [11], AI2O3 [12], and so on which 
hold great potential as the gate oxide, have shown that current conduction in these 
materials is bulk-limited which is governed by the P-F conduction. Currently, one 
of the most important dielectric material used in microelectronics is Si02, which 
can be easily grown thermally on SiC substrate in steam as well as dry ambient. 
In this paper, we report systematic investigation of current conduction mecha-
nism produced by Poole-Frenkel conduction across MOSiC structure with varying 
oxide thicknesses on device-grade epitaxial 4H-SiC substrate. Wet thermal oxida-
tion technique has been used to grow Si02 at a fixed temperature of 1110°C for 
different oxidation time. Experimental details of sample preparation, fabrication of 
MOSiC structures and I-V measurement methodology are given in the next sec-
tion. Experimental results and discussion are given in the section thereafter which 
is followed by conclusions. 
2. Experimental details 
A device-grade n-type 4H-SiC substrate of 50 fim epitaxial layer on Si-face 
(nitrogen-doped, N2 concentration: 9 x 10^^ cm"^), 8° off-axis (0001) orienta-
tion was used. The wafer has been cut into several pieces using the special dicing 
blade from M/s DISCO Japan. Prior to loading in a quartz furnace for the oxi-
dation, RCA chemical cleaning treatment was given to all the samples. Samples 
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were loaded for oxidation at 800° C in nitrogen atmosphere. Wet thermal oxidation 
has been performed at 1110°C and samples were unloaded at 800°C in nitrogen 
flow. This was repeated for each batch of samples with varying oxidation t ime 
from 30 min to 180 min. Oxide thickness on each sample was recorded using the 
ellipsometer followed by a surface profiler verification. In order to fabricate the 
MOSiC structure, oxide layer from the c-face of 4H-SiC was removed using buffer 
oxide etchant (BOE) by protecting the Si-face with photoresist. Ohmic contact 
was performed on c-face with the deposition of a composite layer of Ti (300 A) 
and Au (2000 A) using e-beam evaporation method in the vacuum range of 10 ^ 
Torr. The Si-face of the oxidized 4H-SiC was retained with the grown oxide. Nickel 
(2000 A) as gate metal was selectively deposited through a metal mask carrying 
array of 1 mm diameter using e-beam evaporation in UHV. Figure 1 shows the 
schematic diagram of fabricated MOSiC structure. A metal mask carrying array 
of 1 mm diameter was employed for the selective deposition of metal on oxide. In-
dividual chips of MOSiC structure with varying oxide thicknesses were separated 
and bonded on TO-8 header using ball-to-wedge bonder. H P 4140B pA m e t e r / D C 
voltage source was used for I~V measurement on Lab V I E W platform. The whole 
measurement was performed by sweeping the DC bias from 0 to 5 V with 0.1 V 
step voltage. 
3. Experimental results and discussion 
Many current conduction phenomena occur when insulating films are sandwiched 
between two electrodes. The identification of the dominant current conduction 
mechanism is important to understand the current-voltage characteristics of the 
structure being studied. There are two broad categories to describe these mech-
anisms: electrode-limited and bulk-limited. Electrode-limited or barrier-limited 
mechanisms operate in the vicinity of the interface between the insulator and the 
contacts. The transport of charge carrier into the insulator limits the current 
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conduction. Schottky emission and Fowler-Nordheim tunnelling are the most 
prominent examples of these types of mechanisms. In the bulk-limited case, the 
current is limited by the transport of carriers through the insulator. In other words, 
sufficient number of carriers are injected into the insulator, but they experience dif-
ficulty in reaching the other electrode due to bulk transport limitations. Examples 
are intrinsic and Poole-Frenkel conduction mechanisms. Current conduction mech-
anisms through gate dielectric in 4H-SiC-based MOSiC structures have been well 
explained by Cheong et al [10]. Figure 2 shows the P-F conduction in MOSiC struc-
ture that is basically a parallel plate capacitor. This diagram is fundamental to the 
effect in any MOSiC device. The dashed line indicates the quasi-conduction band 
of the oxide in the absence of any traps. When an electric field is applied as shown, 
the trapped electrons can enter the oxide's quasi-conduction band by the Poole-
Frenkel mechanism and flow from the oxide across the SiC/Si02 interface into the 
silicon carbide conduction band edge. The Poole-Prenkel effect can be observed at 
high electric field. The standard quantitative equation for P-F conduction is 
JpF = E exp 
-9(06 - \/qEl-Kei) 
kT (1) 
where Jpp is the current density due to Poole-Frenkel conduction, T is the absolute 
temperature, q is the electronic charge, 4>B is the potential barrier at the metal and 
insulator interface, E is the electric field in the insulator, £i is the dielectric constant 
and k is the Boltzmann constant. Current conduction through different thickness 
of silicon dioxide of an n-type 4H-SiC-based metal oxide silicon carbide structure 
as discussed above, and with the gate voltage varying between 0 and 5 V, was 
measured at room temperature. The lifetime of a particular gate oxide thickness is 
determined by the total amount of charge carriers that flow through the gate oxide 
under the influence of electric field. Ideally, an oxide layer does not allow charge 
carrier to pass through. It has been previously reported that for an oxide with 
thickness between 5 and 50 nm, the current conduction is explained by Fowler-
Nordheim tunnelling and for an oxide with thickness greater 50 nm the current 
conduction is explained by Schottky emission [7]. If the oxide thickness is greater 
than 50 nm, having some trapped charge inside it, it can be governed by Poole-
Frenkel conduction model. On the other hand, current conduction for the ultrathin 
oxide layers less than 5 nm, has been termed as direct tunnelling [8]. Figure 3 shows 
the current-voltage characteristics across MOSiC structure for different gate oxide 
thicknesses starting from 23.7 nm to 61.4 nm. This plot revealed that resistance of 
the bulk material increases with oxide thickness and it provides the knowledge of 
bulk limited current conduction mechanism through insulator. 
Poole-Prenkel conduction results from field-enhanced excitation of trapped 
charge into the conduction band of insulator indicate the presence of electron traps 
in the case of thick insulating layer. At room temperature the traps do not donate 
electrons, i.e. free electron, to the conduction band of silicon carbide or accept 
electron from valence band, i.e. free holes, because they are located many k^T be-
low the conduction band (for donors) and above the valence band (for acceptors). 
One possible reason for this is the fact that the applied electric field E is simply 
assumed to be equal to V/d where V is the applied voltage and d is the physical 
thickness of the sample. The functional dependence of conductivity on electric field 
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strength in different thicknesses of Si02 in MOSiC structure can be differentiated 
from their different rates of change of conductivity witli electric field strength by a 
plot of ln (J /£ ) vs. E^^"^, and is shown as a straight line in figure 4. At fields greater 
than 9.910 x 10^ V/cm for 23.7 nm oxide thickness, electrons in the Si02 bulk traps 
gain sufficient energy to be excited to the conduction band of silicon carbide and 
Poole-Prenkel conduction becomes the dominating conduction mechanism beyond 
that electric field. Similarly, the apphed electric field greater than 1.128 x 10^ 
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V/cm for 29.7 nm oxide thickness, 1.232x10^ V/cm for 34.3 nm oxide thickness, 
1.301x10'' V/cm for 35.9 nm oxide thickness, 1.385x10*' V/cm for 43.9 nm oxide 
thickness, 1,458x10" for 56.6 nm oxide thickness and 1.755x10® V/cm for 61.4 nm 
oxide thickness shows a typical linear plot of dominating Poole-Prenkel conduction 
mechanism in thermally grown Si02 on thick epitaxial 4H-SiC substrate. 
4. Conclusions 
A systematic experimental study of electrical transport governed by Poole-Prenkel 
conduction mechanism in MOSiC system with varying oxide thicknesses has been 
presented. For the oxide thickness variation from 23.7 nm to 61.4 nm, the subse-
quent electric field responsible for the start of P-F mechanism varies from 9.9x10^ 
V/cm to 1.7x10" V/cm. From the P-F plot it is revealed that the electric field 
limit for the onset of P-F mechanism shifts to higher electric field with increasing 
oxide thickness. A deep level trap realization is suggested with increasing oxide 
thickness. 
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Abstract 
Purpose-The quality of the thin gate SiOi on Si-face of thick epitaxial 4H-SiC (0001). thermally grown in 
steam ambient at 11 lO^ C for different oxidation time, has been experimentally characterized by current 
voltage (I-V) and capacitance voltage (C-V) techniques for device application. 
Design/methodology/approach- Metal-Oxide-Silicon Carbide (MOSiC) structures with varying oxide 
thickness have been fabricated on device grade 4H-SiC substrate. Ni has been used for gate metal on 
thermally oxidized Si-face and a composite layer of Ti-Au has been used for Ohmic contact on the highl)' 
doped C-face of the substrate. Each structure was diced and bonded on a TO-8 header with a suitable wire 
bonding for further testing using in-house developed LabVIEW based computer aided measurement setup. 
Findings- The leakage current of fabricated structures shows an asymmetric behavior with the polarity of 
gate bias (+V or -V at the anode). A strong relation of oxide thickness and temperature on effective barrier 
height at SiOiMH-SiC interface as well as on oxide charges have been established and reported in this 
paper. 
Originality/value- The paper focuses on the development of 4H-SiC based device technology in the 
fabrication of Metal-Oxide-Silicon Carbide based integrated structures. 
Keywords 4H-SiC, Thermally grown Si02. MOSiC structure, Electrical characterization, Barrier height, 
Oxide charges 
Paper type Research paper 
1. Introduction 
Silicon carbide (SiC) is an interesting semiconductor material for electronic devices and 
sensors to work under harsh environment and high temperatures. The number of 
published research article devoted to SiC in every year (Raynauld, 2001) clearly indicate 
that a continuous progress is being carried out to develop SiC technology at par with 
silicon and GaAs technologies (Akhtar e/o/. 2007) by utilizing its unique properties; wider 
band gap, higher thermal conductivity, higher saturation velocity for electron and higher 
break down electric field and so on. Among the group of wide band gap semiconductors, 
SiC competes owing to its unique capability of oxidation in the form of stable SiOi (the 
insulating material most studied and frequently used in semiconductor technology), 
making it an obvious choice for the replacement of silicon MOS devices with excellent 
characteristics. Si02 as insulating layers in the MOS technology plays many important 
utilities such as a mask layer in doping processes, passivation of semiconductor surface, 
electrical insulation of the active area of the semiconductor device and shielding the 
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device from environmental exposures. On the other hand, thin thermally grown films are 
widely used as gate dielectrics in MOSFET structures, as insulating layers in multilevel 
interconnects, as capacitor dielectrics in dynamic random access memory (DRAM), in 
thin film transistors (TFT) or for solar energy devices. The basic requirements on these 
films are high breakdown field strength, low leakage currents, high resistance, and low 
oxide defect density that's why a rigorous study is needed in order to develop a better 
quality of SiO? on SiC substrate. 
The metal-insulator-silicon carbide (MlSiC) or MOSiC structures consist of a silicon 
carbide substrate covered by an insulator layer (such as Hf02, Si02 or other insulating 
materials), sandwiched between two metal electrodes. These structures could be 
fabricated either with thin dielectric layer (tdiei<5 nm) or thick dielectric layer (tdiei>5nm). 
These structures behave like a parallel plate a capacitor, which stores the electric charge 
by virtue of the dielectric property of insulator or oxide layers. Due to its importance in 
SiC technology, the oxide/SiC (such as SiOi/SiC, Hf02/SiC, Ti02/SiC and so on) 
interface and associated defects on its vicinity have been extensively studied in the past 
some years. The basic principle of reducing the MOS scaling indicate that when we 
reduce the lateral dimension of MOS devices, the vertical dimension must be modified 
according to the device dimension. A variety of other materials like Hf02 (Wolborski et 
al., 2007), Ti02 (Coleman et ai, 2007), Ta2Si (Perez-Tomas et al., 2005), AI2O3 (Avice et al., 
2006; Cheong et al., 2007; Paskaleva et al., 2005) double layer of 813^4/8102 (Berberich et 
al., 2000) and so on have been intensively attempted in SiC based MOS scaling 
technology. Current conduction through gate oxide might affect the performance of 
devices that employ the metal oxide silicon carbide (MOSiC) structure, and it can be 
dominating factor in device down scaling (Ranuarez et al., 2006). High quality thin Si02 is 
most demanded gate oxide from the semiconductor industries to reduce the cast and 
process steps in the device fabrication. A various oxidation process has been adopted 
such that dry oxidation (Vickridge et al., 2007), wet oxidation (Yano et al., 1999), chemical 
vapour deposition (CVD) (Kamimura et al., 2001), and pyrogenic oxidation (Lail et al., 
2004; Meakawa et al., 2005; Zetterling et al., 1998) in order to achieve the most suitable 
process to realize the SiC-based metal-oxide-silicon carbide (MOSiC) structures. 
Numerous studies (Eckhard et al., 2005; Mark et al., 2006; Chen et al., 2008) shows the 
presence of C species in the thermally grown oxide directly affect the interface as well as 
dielectric properties metal-oxide-semiconductor structures (Vathulya et al., 1998). For this 
reason, rigorous studies on electrical behavior of thermally grown Si02 on SiC play a 
fundamental role in the understanding and control of electrical characteristics of SiC-
based devices. 
Current conduction mechanism and surface states density of MOSiC structures 
are important parameters that affect their main electrical parameters. When a voltage is 
applied across MOSiC structures, the combination of interfacial oxide, depletion, 
accumulation, and inversion layers of devices will share the applied voltage. Current 
voltage (I-V) and capacitance voltage (C-V) measurement is the key techniques to 
determine the quality of any insulating layer in MOS structures. The current transport 
mechanism from gate metal through the insulator to semiconductor could be well 
examined by well established conduction models. A precise knowledge of current 
conduction through thermally grown Si02 has a unique impact to realize a high power, 
high temperature, high breakdown, MOSiC structure based devices. At large electric 
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fields and temperature, the existing charge carrier may tunnel through the forbidden 
region to allowed state of the insulator by field emission across the insulator. 
Capacitance-Voltage (C-V) measurement technique is one of the most eminent tools to 
extract the bulk properties of SIOT as well as SiOiMH-SiC interface properties. 
In Si based MOS system, charge transport mechanisms in oxide are strongly 
dependent on the oxide thickness, while flatband voltage (VFB) and interface trap density 
are not (Itsumi, 2002; Dumin, 2002). Therefore, the assumption used in SiC-Si02 system is 
questionable, and it is extremely important to investigate the dependency of oxide 
thickness on quality of oxide in detailed. In this paper, the quality of thin thermally grown 
SiOi with thickness variafion, on Si-face of 4H-SiC <0001> (having 50 jam epitaxial 
layer) has been electrically examined by current-voltage (1-V) and capacitance-voltage 
(C-V) methods. Wet thermal oxidation technique has been used to grow SiO? at the fixed 
temperature of 11 IOC for different oxidation time. Experimental details of sample 
preparation, fabrication of MOSiC structures and electrical characterization methodology 
is given in the next section. Current conduction mechanisms, extraction of different 
MOSiC parameters acquired results with discussion are mentioned in the section 
thereafter, which is followed by conclusions. 
2. Experimental Details 
A device grade n/n^-type 4H-SiC substrate of 50 jam epitaxial layer on Si-face (nitrogen 
doped, N concentration; 9xl0''* cm" ), 8" off axis (0001) oriented was used. The wafer has 
been cut into several pieces using a special dicing blade from M/s DISCO Japan (Akhtar 
et al. 2007). Prior to loading in a quartz furnace for the oxidation, Radio Corporation of 
America (RCA) chemical cleaning treatment was given to all the samples. Samples were 
loaded for oxidation at 800 C with a flow of nitrogen. Wet thermal oxidation has been 
performed at 1110 ^C for 3 hr and samples were unloaded at SOO'^ C in nitrogen flow. A 
thoroughly optimized oxidation process is described in details elsewhere (Gupta et al. 
2009). Oxide thickness of sample was recorded using Ellipsometer followed by the 
surface profiler verification. In order to fabricate the MOSiC structure, oxide layer from 
the C-face (n^ side) of 4H-SiC was removed using buffer oxide etchant (BOE) by 
protecting the Si-face with photoresist. Ohmic contact has been performed on the C-face 
with the deposition of composite layer of Ti (300A) and Au (2000 A) using e-Beam 
evaporation method in the vacuum range of 10" torr. The Si-face of oxidized 4H-SiC was 
retained with the grown oxide. A thickness of 1500 A of Nickel was selectively deposited 
on samples using e-Beam evaporation in ultra high vacuum. A metal mask carrying the 
array of 1.0 mm diameter was employed for the selective deposition of metal on oxide. 
Individual chips of MOSiC structure were separated and bonded on TO-8 header using 
West Bond's ball to wedge bonder. HP 414GB pA meter/ DC voltage source was used for 
1-V measurement while 4284A LCR meter m/s Agilent technology was used for C-V 
measurement on LabVlEW based in-house developed computer aided measurement set 
up. Forward I-V measurement was performed by sweeping the DC bias from OV to 5 V 
with 0.1 V step voltage while for reverse I-V measurement, the voltage has been swiped 
from 0 V to -50 V. The measurement frequency and signal level for C-V characteristics 
were fixed at IMHz and 1.0 V in case of high frequency, while 1 KHz and 1.0 V in case 
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of low frequency, respectively. The whole C-V measurements were performed by 
sweeping the DC bias from -15 V to 15 V with 0.2 V step voltage. 
3. Experimental Results and Discussion 
3.1 Analysis ofl-V Characteristics 
Figurel shows the typical I-V characteristics of fabricated MOSiC structures for oxide 
thickness variation of 17.0 nm to 56.6 nm. The forward and reverse leakage current of 
these structures shows an asymmetric behavior with the polarity of gate bias (+V or -V at 
the anode), yielding a forward leakage current density variation of 720 mA/cm^ to 8.38 
mA/cm^ at 3.62 MV/cm and reverse leakage current density of 16 mA/cm^ to 98 nA/cm^ 
at -72.5 MV/cm for oxide thickness range of 17 nm to 56.6 nm. Ideally, an oxide layer 
does not allow the charge carrier to pass through but practically, some amount of current 
always flows under the influence of electric field across the oxide layers. The life time of 
particular gate oxide can be determined by the total amount of charge carriers that flow 
through the gate oxide under the influence of external electric field. There are mainly four 
current conduction models (Direct tunneling, Fowler-Nordheim tunneling, Schottky-
emission and Poole-Frenkel conduction) are available to describe the accurate conduction 
behavior based on the electrode limited or bulk limited phenomenon in MOS types of 
structures. It has been previously reported that for the oxide thickness greater than 5 nm 
(Lenzlinger et al. 1969) up to 50 nm (Zhou et al. 2005) current conduction is explained by 
Fowler- Nordheim tunneling and in the same sequence, oxide thickness greater 50 nm is 
explained by Schottky emission (Zhou et al. 2005). If the oxide thickness is greater than 50 
nm, oxide trapped charge will affect the electrical behavior, so the current conduction 
mechanism will be governed by Poole-Frenkel conduction model. On the other hand, for 
the ultra thin oxide layers (less than 5 nm), band to band tunneling will be taken place 
and current conduction mechanism has been termed as direct tunneling (Maserjian, 1974). 
Based on our previous experimental results it has been observed that for oxide thickness 
range (17 nm to 56.6 nm) in MOSiC structure, current conduction mechanism is 
governed by Fowler-Nordheim (F-N) tunneling. In this work F-N tunneling has been used 
as a tool to extract barrier height at Si02/4H-SiC interface and temperature induced 
variations in the barrier heights has been systematic established and presented here. 
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Figure 1 Experimental current-voltage characteristics of MOSiC structure for different oxide 
thicltness. 
The experimental data is fitted by Fowier-Nordheim tunneling equation vviiich is 
expressed as ( B ^ 
J = AEI,^ exp -~— (1) 
V ^ d i e l 
Where J is current density, E is the oxide field, and pre-exponent A and slope B are 
given by 
A = - <}^f"eff 
8OT7dje,/;^OB (2) 
= 1.54x10 -6 '"4f 
"hiici h 
(A/V' 
B 
4^2m,,^,{q^J 
mq 
( \ 
= 6.83x10' m M 
m 
^/ ' " (F /cm) 
' # ; 
(3) 
(4) 
(5) 
Where q is the electronic charge, nieff is the free electron mass in SiC, maiei is the electron 
mass in the oxide, h is reduced Planck's constant and (JJB is barrier height at Si02/SiC 
interface. 
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Figure 2 (a) Fowler-Nordheim plots for n-type 4H-SiC based MOSiC structure obtained from 
forward I-V measurement and (b) temperature dependent F-N plots for the oxide thickness 17 nm. 
Figure 2 (a) shows a linear plot of In (J/E") versus 1/E called F-N plot on 4H-SiC based 
MOSiC structure at room temperature employing forward I-V characteristics of figure 1. 
The slope of etch individual curve i.e. for all oxide thickness had almost same value 
(B~64 mV/cm). Using this slope, and electron effective mass in the thermal oxide of 
0.55meiT (Chanana et at. 2000), the effective barrier height from 4H-SiC conduction band 
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to the oxide conduction band has been calculated using equation 5. The value of B and 
electron effective mass in the thermal oxide of 0.55meff (Chanana et al. 2000) has been 
putted in equation 5, gives ^Q of 2.80 eV. Adding the 4H-SiC band gap of 3.26 eV to the 
above calculated barrier height confirms the band offset determine by Afanas'ev et al 
(Afanas'ev et al. 1996)] to be about 6 eV from the oxide conduction band to the top of the 
valence band in 4H-SiC. Figure 2 (b) shows six straight line F-N plots of 4H-SiC based 
MOSiC structure having oxide thickness 17 nm at temperature ranging from room 
temperature up to 150*^ 0. In same manner rest of the MOSiC structures have been plotted 
(results are not presented here). As the temperature increases the measured slopes 
decrease. In addition, the current density, at a given electric field, increases significantly 
with temperature. Figure 3 shows a plot of the linearly decreasing barrier height with 
temperature using F-N analysis. In the extraction of barrier height produced by F-N 
tunneling at Si02/4H-SiC interface, it is assumed that emitting electrode is a metal and 
there fore the energy distribution of tunneling electron is highly symmetric about the 
Fermi energy of silicon carbide. In case of n-type 4H-SiC Fermi energy is very close to 
the conduction band edge implying that the F-N analysis overestimates the accessibility 
of tunneling electrons. As temperature increases availability of conduction electron 
increases as the result of this F-N analysis predict larger current and correspondingly 
smaller effective barrier height. Increments in oxide thickness revealed the thickness 
increment in oxide potential width in MOSiC band diagram, while the barrier height at 
SiO:/4H-SiC is unaltered (figure 3). 
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Figure 3 Thickness and temperature dependence barrier height at Si02/4H-SiC interface across 
MOSiC structure 
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3.2 Analysis of C-VCharacteristics 
Figure 4 shows experimentally measured high frequency (H-F) C-V curve, across above 
explained samples (n-type MOSiC structures). The accumulation, depletion and inversion 
capacitance in C-V curve has been accommodated by the virtue of sweeping the voltage 
from -15V to 15V. As the gate voltage is swept from accumulation to inversion or vice 
versa, the total oxide charge is given by 
QG-(Qs^Qi,) (6) 
Where Qs is the silicon carbide charge density and Qn is interface trap density. In accord 
to the ideal case, the interface traps (Qit) should be zero means the relationship of surface 
potential to the gate voltage having interface traps zero is termed as an ideal C-V curve as 
shown in figure 4 (square shape). When the charge is located at the oxide SiC interface, 
the effect of oxide charges on flatband voltage will be highest because during the sweep 
mode all charges will contribute in the semiconductor region. When the charge is located 
at the gate-oxide interface, the effective charge will contribute their presence in the gate 
oxide and has no effect on the flatband voltage. For a given charge density, the flatband 
voltage is reduced as the oxide capacitance increases, i.e., for thinner oxides. Hence, 
oxide charges usually contribute little to flatband or threshold voltage shifts for thin-
oxide MOSiC based devices. In this work dielectric constant value of Si02 (3.9) is 
assumed to be constant for all oxide thickness. The only variable is the thickness of Si02. 
The increment in the oxide thickness might eventually decrease the total capacitance of 
MOSiC structures is being observed in the accumulation level of C-V curve (figure 4). 
The flat band voltage shift from the ideal curve is caused by both electron or holes 
trapped at the interface states and in the bulk of thermally grown oxide during oxidation. 
To determine the various charges, one compares theoretical and experimentally measured 
W-Y and L-F capacitance-voltage cui-ves. 
From figure 4, a positive flatband voltage shift (AVFB) has been observed for all of 
the oxides. These positive voltage shifts clearly indicate the presence of negative oxide 
charge in the oxide. It is believed that these negatively charged electrons have been 
injected from gate metal to oxide with the bias voltage. The value of fixed charge density 
can be computed by (Schroder, 2006) 
Qfi.=-i(l>ms-VFB)Co, (7) 
q 
Where q is the electronic charge, (|)ms is the work function difference between metal and 
silicon carbide, VFB is the flat band voltage shift and Cox is the oxide capacitance. Figure 
5 shows the calculated flatband voltage shift (AVFB) as a function of oxide thickness, 
revealed a linear increment in AVFB with thickness. The value of (j)mshas been determined 
by rewriting the equation 7 as 
v,,=Ls-^ (8) 
^ ox 
L.S-—— (9) 
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Where tox is the oxide thickness Kox is the dielectric constant of oxide eo is permittivity of 
the medium. A plot of VFB versus oxide thickness has a slope of-Qf,x/KoxEo and from the 
intercept on the Y axis (VFB axis), the exact value of (j)ms can be determined directly. 
The oxide charge which is being trapped during thermal oxidation is known as oxide 
trapped charge, which can be determined by (Schroder, 2006) 
Qoxt= ^ox^^FB (10) 
q 
Where Qoxt is the oxide trapped charge, Cox is oxide capacitance and AVFB is shift in 
flatband voltage. The trap charge may be resulting from avalanche injection, Fowler-
Nordheim tunneling or due to the formation of hot electron during device operation. 
Figure 6 shows the variation of oxide trap charge as a function of oxide thickness. 
In the calculation of interface state density at Si02/4H-SiC interface a number of 
methods can be used. J. A. Cooper (Cooper, 1997) has compared different techniques and 
finally concluded the advantage and disadvantages of each method. In this work interface 
trap density (Dit) at the conduction band edge (Ev) of 4H-SiC was estimated from 
combined high and low frequency C-V measurement (Terman method) at room 
temperature. The details of measurement methodology have been presented in 
experimental detail section of this paper. The value of Djt could be calculated by the 
following equation: 
D„=-
C„ ^LF ' ^ox ^ HF I ^0. 
'^LFI^OX 1 Cf^f/Cg^j (11) 
Where, CLF and CUF represent the low frequency and high frequency capacitance 
respectively. Other symbols in the above equations have their usual meaning. 
A strong dependence of oxide thickness, on extracted oxide charges (Qnx, QOM and 
Dit) has been observed. A large number of samples have been studied and all experiments 
have been repeated several times to confirm the results obtained in figure 4 to 6. For the 
measured flatband voltage shift and known oxide capacitance, negative fixed charge 
densities were estimated, which varies from -3.42x10" to -1.02xl0'' with oxide 
thickness range (17.0 nm to 56.6 nm). A parabolic trend has been observed in case of 
fixed charge density variation as a function of oxide thickness. Deep acceptor-type 
interface states appear, and in this case negative fix charges are caused by both real 
negative fixed charges and electron captured at the deep acceptor type interface states. 
The increment in the positive flatband voltage shift with oxide thickness is considered to 
be caused by the increment of negatively charged electron during the process. During the 
initial growth of silicon dioxide, carbon is probable accumulated at SiOiMH-SiC 
interface (which can be shown in increasing trend in Dn) and caused a fixed oxide charge. 
When oxide thickness increases, the accumulated carbon-oxides in the bulk of grown 
Si02 will be increased because for long oxidation time (towards thicker oxide) trapping 
of carbon-oxide will be increased. However, this increment has a limitation. As oxide 
thickness increases further, increment in the bulk resistance of oxide will not allow 
further increment in the fixed charge, as the result distribution will become constant and 
the nature of the curve was seemed to be parabolic. In the extraction of Qoxi for MOSiC 
structures, however, maximum effective trapped charge density decreases linearly having 
negative magnitude as oxide thickness increases. Figure 6 shows the variation of Qoxt 
To be appeared in Microelectronics International (Emeraldpublication, UK). Vo. 27, No. 2. 2010. 
with oxide thickness. The basic reason behind this phenomenon is that the maximum 
effective trapped charge density in n-type MOSiC structures are limited by acceptors 
traps falling below the Fermi level are negatively charged. These results can be also 
explained in terms of generation of acceptor traps in the upper half of the band gap. The 
energy distribution of the Dit was estimated by using equation 1, which is plotted as a 
function of oxide thickness (Figure 6). A continuous increment of Dn at the edge of the 
conduction band of 4H-SiC as a function of oxide thickness has been observed. It is 
previously reported that the interface states which distribute near the conduction band 
edge have a harmful influence on the channel mobility in the fabrication metal oxide 
semiconductor field effect transistors (Yano et al. 2001). At the edge of conduction band 
Djt has been found in the range of 2.46x10 ^ to 2.80x1 o ' ' cm'^eV' by increasing the 
oxide thickness 17 nm to 56.6 nm. The possible origins of interface traps such as C 
clusters present in the bulk of oxide, dangling bonds between Si and/or C, and SixCyO^ 
are supposed to make a chemical reaction with oxidizing environment resulting in the 
strong addition of Dj, near the conduction band edge of 4H-SiC. A number of methods 
have bee/? adopted to reduce Dn. The most often process used to reduce Djt is post 
metallization annealing (Camp! et al. 1999), annealed in N2O (Keiko et al. 2005) or NO (Li 
et al 2000, thermal oxidation process modification by growth of N20-nitrided Si02 (Xu et 
al. 2003), Sodium enhanced oxidation (Allerstam et al. 2007), rapid thermal Annealing 
(Cheong et al. 2006) and so on. Oxide charges and Interface trap density can be further 
improved or reduced by incorporating the above experimental method. 
Oxide 
Thickness 
(nm) 
17.0 
23.0 
35.9 
43.9 
56.6 
Platband 
voltage 
(V) 
2.64 
3.39 
4.45 
4.54 
5.06 
Barrier height 
(eV) 
2.81 
2.79 
2.85 
2.83 
2.67 
Fixed charge 
density 
(Qnx) 
-3.42x10" 
-9.57x10" 
-1.25x10'-
-1.07x10'^ 
-1.02x10'^ 
Trapped charge 
density 
(QoxO 
cm'" 
-3.34x10'-
-3.17x10'-
-2.67x10'^ 
-2.23x10" 
-1.93x10'^ 
Interface trap level 
density (Dit) at Ec 
-2 \i-\ 
cm eV 
2.46x10'° 
2.80x10" 
2.25x10'-' 
2.50x10'^ 
2.80x10'-
Table 1 Oxide Thickness dependence of various parameter determined from I-V and C-V 
characteristics of MOSiC structure. 
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i 
4. Conclusions 
In this experiment 4H-SiC based MOSiC structure having thermally grown silicon 
dioxide variation of 17 nm to 56.6 nm has been fabricated and electrically characterized 
using, I-V and C-V techniques in order to determine the quality of thin oxide (in terms of 
MOS parameters) for microelectronic device application. It has been observed that 
current conduction mechanism is governed by Fowler-Nordheim tunneling and extracted 
barrier height is independent of oxide thickness while a strong dependency has been 
observed under the influence of temperature. A parabolic trend has been observed in the 
variation of fixed oxide charge while oxide trapped charge, decreases continuously as 
oxide thickness increases. A linear increment in interface trap level densities as a function 
of oxide thickness have been also observed and reported in this paper. Electrical 
characterization by I-V technique and C-V techniques reveals that the low leakage 
current and reasonable surface states. 
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ABSTRACT 
The surface topographical analysis of Si02 on si-rich and c-rich faces of 4H-SiC has been 
experimentally analyzed by conductive atomic force microscopy (C-AFM) and surface profiler. Wet 
thermal oxidation process has been performed in horizontal quartz furnace at 11I0°C with the flow of 
molecular oxygen from 30 minutes to 180 minutes. Rate of oxidation on c-face has been found nearly 10 
times faster than on si-face of 4H-SiC wafer. Stylus based surface profiler and Ellipsometer have been 
employed for oxidized surface roughness and oxide thickness measurements, respectively. We report 
that oxidized, c-face contained higher roughness and more atomic density than si-face. The bare surfaces 
of 4H-SiC faces contribute for the roughness in the respective thermally grown oxides. Si-face surface of 
4H-SiC is smoother than c-face surface owing to its epitaxy nature. Atomic scale surface morphology of 
the oxide on si-face and c-face was captured by employing AFM in constant height mode. A number of 
samples have been oxidized for each experiment in order to generate statistical data. 
Key words : Epitaxial 4H-SiC, Face terminated growth mechanism, Surface roughness, Atomic density 
INTRODUCTION 
Silicon carbide (SiC) is an emerging, wide band gap semiconductor gaining 
acceptability for electronic devices particularly for high temperature and harsh 
environment applications where conventional materials such as silicon and GaAs cease to 
provide sustainability. There are some 250 polytypes of crystalline SiC, which have been 
reported in literature''^  The most common polytypes for device application are 4H-SiC, 
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6H-SiC, 2H-SiC, 3C-SiC and 15R-SiC where H, C, R refer to hexagonal, cubic and 
rhombohedral crystal structure, respectively. These all polytypes are different by the 
repeating layer stacking order, however the hexagonal polytypes 4H (ABCB) and 6H 
(ABCACB) are the key materials for devices applications, because in addition to their 
desirable physical and electrical properties wafer up to 3" in diameter are now 
commercially available^. Among the group of wide band gap semiconductors, SiC 
competes owing to its unique capability of oxidation in the form of SiO: making it an 
obvious choice for the replacement of mighty silicon. The oxidation growth mechanism of 
SiC surfaces however has been at its developmental stage. A number of recent 
publications^"'^  indicate not well understood phenomenon of SiC oxidation. The present 
work is an experimental addition to the prevailing knowledge of wet thermal oxidation of 
one of the commercially available device grade polytypes of SiC; 4H-SiC. The faces of 
hexagonal polytypes of SiC are always terminated into silicon rich and carbon rich faces 
resulting into si-face and c-face surfaces. The oxidation mechanisms on Si-face and c-face 
have been found very different however still maintaining Si02 composition on both the 
faces^ The magic of the oxidation mechanism on the two faces, therefore, become 
interesting for exploration'^. Efforts have been made to understand the oxidation 
phenomenon by doing dry oxidation'", ultra thin oxide'^ etc. The polar faces of SiC have 
different atomic density and roughness. Results of morphological variation in si-face and 
the c-face dominates the face terminated wet thermal oxidation of 4H-SiC, are presented in 
this paper. 
Thermal oxidation mechanism 
The thermal oxidation mechanism of SiC is described by same rules as Si, which is 
explained by Deal and Grove'^. During thermal oxidation of silicon carbide, most of the 
excess carbon is believed to be removed from the interface through the formation of CO2, 
which diffuses through the oxide and is thereafter released from the sample surface. 
However, some of the carbon can remain within the oxide and form carbon clusters or 
graphitic regions. Such regions near the SiOa/SiC are expected to be electrically active and 
could give rise the interface states'^. The process of SiC thermal oxidation can be divided 
into three steps. First, the oxidation of the SiC surface occurs through the interaction of an 
oxygen atom into the chemical bond of a SiC molecule. This oxygen insertion creates a Si-
0-C species, which then splits into a CO molecule and a Si atom with a dangling bond. 
These CO molecules diffuse through the oxide of the oxide surface and react with an 
oxygen atom, creating CO2. Second, the Si atom reacts with oxygen atoms, which are at 
the SiC surface in the initial oxidation or diffuses through the oxide to the oxide SiC 
interface, forming Si02. These three processes can be summarized by the following 
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reactions 
SiC + O • CO + Si 
CO + O • CO2 
Si +2 0 • Si02 
As opposed to the relatively simple oxidation of Si, there are five steps in the 
thermal oxidation of SiC. 
(i) Transport of molecular oxygen gas to the oxide surface, 
(ii) In-diffusion of oxygen through the oxide film, 
(iii) Reactions with SiC at the oxide/SiC interface, 
(iv) Out-diffusion of product gases (e. g., CO2) through the oxide film and 
(v) Removals of product gases away from the oxide surface. 
The last two steps are not involved in the oxidation of Si. The oxidation of SiC is 
about one order of magnitude slower than that of Si under the same conditions. The first 
and last steps are rapid and are not rate-controlling steps. But among the remaining steps, 
the rate-controlling step is still uncertain as discussed in several articles^. It has been 
reported in various research papers that the thermal growth kinetics of SiC is governed by 
linear parabolic law of Deal and Grove, as derived for Silicon. 
X^+AX^=B(t + T) •••(!) 
In this equation, X denotes oxide thickness where as t is oxidation time. The 
quantity x corresponds to a shift in the time coordinate that correct for the presence of the 
initial layer of oxide thickness and A and B are constants. The above equation is a 
quadratic equation. The solution of equation can be written as -
X 0 
All 
' , . . ' - ^ 
A^lAB. 
...(2) 
There are two limiting cases of equation (2) 
(i) For long oxidation time i. e. thick oxidation equation (2) becomes -
^ 0 -B^ n\ 
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This relation is called parabolic law and B is called parabolic rate constant. This 
limiting case is diffusion controlled case because diffusion flux becomes small as 
compared to the substrate surface reaction flux. Here, the rate of oxidation is limited by the 
availability of oxidant at the si-rich interface as well as c-rich interface, which is 
controlled by the diffusion process. 
(ii) For short oxidation time i. e. Thin oxide equation (2) can be written as 
This relation is called linear law and the quantity B/A is called the linear rate 
constant because in this case, enough oxidant is transported across the oxide layer and the 
oxidation rate is controlled by concentration of oxidant at the surface'^. 
EXPERIMENTAL 
Preparation of SiC sample 
A 2" diameter 50 f^m epitaxial 4H-SiC wafers of n/n"^  type 8° off-axis oriented were 
purchased from CREE Research Inc. USA. The wafer has been cut into several pieces 
using special dicing blade from M/s DISCO Japan. Prior to loading in a horizontal quartz 
furnace for the oxidation, the wafers were thoroughly cleaned with following chemical 
cleaning procedure -
Degreasing : There are three incessant steps involved in this cleaning method (a) 
dip the wafer in 1, 1, l-trichloroethane (TCE) and boil for 10 minutes (b) dip the wafer in 
acetone, boil for 10 minutes and then (c) dip the wafer in methanol, boils for 10 minutes 
followed by rinse the wafer in de-ionized (DI) water'^. 
RCA Cleaning : This cleaning method is also known as stranded cleaning (SC). 
Depending on basic and acidic nature, this method has been divided in two sections, (a) 
SC-1, solution contains DI water : H2O2: NH4OH in the ratio of 5 : 1 : 1. Samples were 
immersed in solution for 10 minutes followed by thoroughly rinse in DI water. To remove 
the native oxide after this step, samples were dipped in 2% HF for very short time (b) SC-
2, solution contains DI water : H2O2 : HCl in the ratio of 6 : 1 : 1. Samples were 
immersed in solution for 10 minutes followed by thoroughly rinse in DI water. 2% HF dip 
was again repeated to make surface hydrophobic. 
Piranha : The solution contains H2SO4 : H2O2 in the ratio 7 : 1 . Samples were 
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immersed in solution for 10 minutes followed by thoroughly rinse in DI water. Samples 
were immersed in 2% for very short time to make surface hydrophobic'^. Finally samples 
were dried at 150°C in oven. 
Thermal oxidation procedure 
Thermal oxidation is accomplished using an oxidation furnace (or diffusion 
furnace, since oxidation is basically a diffusion process involving oxidant species), which 
provides the heat needed to elevate the oxidizing ambient temperature. A furnace typically 
consists of a cabinet, a heating system, a temperature measurement and control system, 
fused quartz process tubes where the wafers undergo oxidation, a system for moving 
process gases into and out of the process tubes and, a loading station used for loading (or 
unloading) wafers into (or from) the process tubes. The heating system usually consists of 
several heating coils that control the temperature around the furnace tubes. The wafers are 
placed in quartz glassware known as boats, which are supported by fused silica paddles 
inside the process tube. A boat can contain many wafers. The oxidizing agent comes with 
the contact of wafers and diffusion takes place at the interface. In this experiment, wet 
thermal oxidation is divided in six groups at fixed temperature i. e. IIIOT for different 
oxidation time i. e. 30, 60, 90, 120, 150 and 180 minutes. The samples of each group were 
loaded at 800°C in the flow of nitrogen for different times as described above, the ramp up 
and ramp down temperature of furnace 5°C/min as shown in Fig 1. 
Wet oxidation at 1 HOT 
Time 0.5 hr to 6 hr with step 0.5 hr 
Load / \ Unload 
{800T} {800T} 
Room temperature 
Fig. 1 : Process flow of wet thermal oxidation 
RESULTS AND DISCISSION 
Roughness analysis 
The surface roughnesses on thermally grown oxide as well as bare surface of both 
terminating faces have been experimentally captured by DAKTEK surface profiler. The 
profiler have sharply, pointed, conical diamond with a rounded tip stylus, resting lightly on 
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the surface, is traversed slowly across it and the up and down movement of the stylus 
relative to a suitable datum are magnified and recorded on a base representing the distance 
traversed, a graph representing the cross-section will be obtained. Fig. 2 shows the surface 
texture under the influence of test sample. 
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Fig. 2 : Surface roughness measurements employing surface profiler 
The above surface texture methodology has been applied to all test samples. At 
least one sample from all defined group (as described above), treated for a crifical 
oxidation time have been analyzed. It has been observed that the surface roughness on si-
face is always less than that of c-face. Fig. 3 and 4 show, the plot regarding to the 
roughness of thermal oxide covered substrate, which is always greater than bare surface. 
The surface analysis has been performed by the examinafion of the correlation between the 
heights of the surface points through the height to height correlation functions with nearest 
atom. Oxide roughness on si-face is found 30 to 50 A where as c-face contain 200 to 250 
A. This roughness of the oxide on c-face as well as si-face is the extended from the bare 
surfaces of the individual face prior to thermal oxidation. The chemistry of each face 
influences the oxidation mechanism resulting into vast variations in the oxidation rates on 
the faces. 
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20 
Si-face 
Oxidation temperature 1110°C 
• Oxidized surface 
• Reference surface 
60 60 too 120 140 
Oxidation time (min.) 
Fig. 3 : Roughness on oxidized si-face compared with bare si-face 
c-face 
Oxidation temperature 1110°C 
w Oxidized surface 
H Reference surface 
40 60 80 100 120 140 160 180 
Oxidation time (min.) 
Fig. 4 : Roughness on oxidized c-face compared with bare c-face 
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Atomic topography analysis 
A 4H-SiC sample treated for the oxidation for a time of 60 minutes has been 
considered in this work. Atomic scale surface morphology of the oxide on c-face and si-
face was captured by employing AFM in constant height mode. The sample was imaged, 
before and after the oxidation, at many different locations on the surface, in order to obtain 
an average value for the roughness and the other parameters (vertical correlation length, 
lateral correlation length, roughness exponent). The AFM makes use of a sample-moving 
scanning device using stacked xy and z stages operating with interferometer and 
capacitance-based controls of displacements. Image analysis was carried out using 
nanotech WSxM. Fig. 5(a) shows surface image on si-face where as 5(b) shows on c-face. 
It has been observed that si-face always predict a smoother topography than c-face. 
Fig. 5(a) : AFM surface topography Fig. 5(b) 
on si-face 
AFM surface topography 
on c-face 
Besides measuring surface topography, images of other surface physical properties 
such as atomic arrangement and hardness are measurable with the AFM. In the AFM, it is 
possible to vibrate the stylus as it is scanned over a surface. Then by measuring the change 
in phase between the modulating signal and the signal coming from the photo-detector, 
images of surface hardness are obtained. In this technique, both the surface topography and 
surface hardness image are acquired simultaneously. Oxide on the c-face shows more 
atomic density than in case of si-face for same scan area (8x8 nm). Fig. 6 (a, b) and 7 (a, 
b) shows AFM topography on si-face and c-face. 
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Besides measuring surface topography, images of other surface physical properties 
such as atomic arrangement and hardness are measurable with the AFM. In the AFM it is 
possible to vibrate the stylus as it is scanned over a surface. Then by measuring the change 
in phase between the modulating signal and the signal coming from the photo-detector, 
images of surface hardness are obtained. In this technique, both the surface topography and 
surface hardness image are acquired simultaneously. Oxide on the c-face shows more 
atomic density than in case of si-face for same scan area (8 x8 nm). Fig. 6 (a, b) and 7 (a, 
b) shows AFM topography on si-face and c-face. 
0 0.5 1 1.5 2 2.5 3 3.5 4 
X[nm] 
Fig. 6(a) : Atomic nonograph on 
si-face 
Fig. 7(a) : Atomic nonograph of 
c-face 
Fig. 6(b) : Line analysis for 4 nm scan 
length 
0 0.5 1 1.5 2 2.5 3 3.5 4 
Xfnml 
Fig. 7(b) : Line analysis for 4 nm scan 
length 
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Thermal oxide growth analysis 
Wet thermal oxidation of still the fastest-oxidizing face i. e. the c-face of 4H-SiC is 
systematically slower than that of Si for identical conditions of temperature, pressure and 
time. Since the oxidation rate has been shown to depend only feebly on the polytypes for 
the si-face and not at all for the c-face. It is realistic to believe that although there may be 
small quantitative differences between the oxidation processes of different polytypes along 
the perpendicular directions to the bilayer stacking units. The main processes involved in 
oxidation are diffusion, interface reaction rates and so on, should be largely analogous and 
so it is practical to discuss oxidations mechanisms without paying special attention to the 
polytypes. The variable angle spectroscopic Ellipsometer was applied to determine 
thickness of thermally grown Si02 layer on the both terminating faces. The thickness of 
oxide is verified with measured thickness by DEKTAK surface profiler with realize a 
sharp step across oxide. Fig. 8 shows a practical measurement of thickness using surface 
profiler. 
5.0E+000 
4.0E+000 
3.0E+000 
2.0E+000 
1.0E+000 
O.OE+000 
1.0E+000 
50 100 150 200 250 300 350 400 450 500 nm 
Fig. 8 : Oxide thickness measurements using surface profiler 
Each groups associated with four samples, have been thermally treated at critical 
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temperature as explained above. All obtained values of thickness are plotted as function of 
oxidation time, which is shown in Fig. 9, explained their face terminated growth kinetics. 
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Fig. 9 : Experimental growth of wet thermal oxide on both terminating face 
CONCLUSIONS 
This article reports a detailed study of the face terminated wet thermally grown 
Si02 and morphological analysis of oxidized as well as bare faces of 4H-SiC substrate. 
Higher atomic density and more roughness have been found in the case of c-rich face 
resulted in to fast oxidation rate. This is a process that incorporates the interaction of 
molecular oxygen with oxidizing species which are present on substrate surface, the 
different mechanisms through which oxygen is incorporated in the bulk and interface oxide 
regions during thermal oxidation of 4H-SiC, namely consumption of carbon clusters and 
reaction with the SiC substrate at both terminating faces. The experimental growth 
dynamics was quantitatively studied by analyzing statistical plot with different oxidation 
time. 
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Abstract 
Purpose - The purpose of this paper is to present a selective wet-etching method of boron doped low-pressure chemical vapour deposition (LPCVD) 
polysilicon film for the realization of piezoresistors over the bulk micromachined diaphragm of (100) silicon with improved yield and uniformity. 
Design/methodology/approach - The method introduces discretization of the LPCVD polysilicon film using prior etching for the grid thus dividing 
each chip on the entire wafer. The selective etching of polysilicon for realizing of piezoresistors is limited to each chip area with individual boundaries. 
Findings - The method provides a uniform etching on the entire silicon wafer irrespective of its size and leads to economize the fabrication process in a 
batch production environment with improved yield. 
Research limitations/implications - The method introduces one extra process step of photolithography and subsequent etching for discretizing the 
polysilicon film. 
Practical implications - The method is useful to enhance yield while defining metal lines for contact purposes on fabricated electronic staictures using 
microelectronics. Stress developed in LPCVD polysilicon can be removed using proposed approach of discretization of polysilicon film. 
Originality/value - The work is an outcome of regular fabrication work using conventional approaches in an R&D environment. The proposed method 
replaces the costly reactive ion etching techniques with stable reproducibility and ease in its implementation. 
Keywords Resistors, Silicon, Films (states of matter). Batch manufacturing 
Paper type Research paper 
Introduction 
In the fabrication of polysilicon piezoresistive pressure sensor 
using silicon bulk micromachining, polysilicon resistors are 
realiEed on the silicon diaphragm in fiill orhalf wheatstone bridge 
configuration (Akhtar a a!., 2003a). A large number of arrays of 
the diaphragm are accommodated on the silicon wafer in case of 
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www.eineraldinsight.coin/0260-2288.htin 
Sensor Review 
29/3 (2009) 260-265 
© Emerald Group Publishing Umited [ISSN 0260-2288) 
[DOI 10.1108/02602280910967675) 
the batch fabrication of the sensors. The number of arrays 
increases with the size of the silicon wafer. In order to make the 
fabrication process cost effective, wet etching is used for the 
delineation of polysilicon resistors in a selective manner. 
Employing standard photolithography, pattern of the 
polysilicon resistors is protected with photoresist and the 
exposed polysilicon is etched out from the entire silicon wafer 
either using reactive ion etching (RIE) or wet etching. However, 
in the wet process, fast etching takes place on the wafer edge. The 
etching process starts from the wafer edges and moves towards 
the center of the wafer for a uniform thick polysilicon layer. This 
results into resistors with over-etching, particularly, near the 
The Director CEERI, Dr Chandra Shekhar and the Group Leader, 
Dr R.K. Nahar are thanked for their constant support and encouragement. 
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wafer edges, and leads to low yield. Non-uniformity in the 
poiysilicon resistor's values is the outcome of low yield. Handling 
of selective etching process also becomes a tricky workmanship 
with practically no control over reproducibility. In order to 
overcome the non-uniform wet etching of poiysilicon, dry 
etching is used to enhance the yield by uniform etching of 
poiysilicon. In the dry etching process selectivity of poiysilicon in 
respect of under layers of silicon nitride and silicon dioxide is 
poor, owing to which a fine control on the recipe for dry etching 
and etching time need to be optimized very accurately. Besides, 
the dry etch process is not a cost effective. The unavoidable stress 
developed in the low-pressure chemical vapour deposition 
(LPCVD) poiysilicon during its deposition, the entire silicon 
wafer becomes oval and a non-uniform etching takes place 
during RIE. With the growing demand of sensors in a number of 
varieties of applications, a great deal of efforts is to reduce their 
manufacturing cost with improved reliability and reproducibility. 
The wet-etching method is easy to implement particularly for a 
larger number of wafers in a batch fabrication environment and 
offers minimum controlling parameters and much cheaper input 
infrastructure as compared with RIE. 
A method of uniform wet etching of poiysilicon has been 
devised and implemented in the present work for the realization 
of piezoresistors of boron doped poiysilicon over the 
silicon diaphragm in the batch fabrication of pressure sensor. 
A 2 inch diameter silicon wafer has been considered as a model 
size in order to show the capability of the proposed method. 
Blanket wet etching has been carried out purposely to compare it 
with the proposed method. The method is economic and easy in 
its implementation. The methodology of the process is outlined 
in the next section, which is followed by the fabrication process 
adopted for the sensor fabrication. Relevant results of uniformly 
defined poiysilicon resistors with statistical data of resistors 
values are presented. The results are discussed wiili conclusion in 
the end. 
Methodology of wet-etching process 
There are two situations of wet etching of poiysilicon thin layer on 
the silicon nitride/silicon dioxide capped silicon wafer as shown in 
Figure 1; blanket wet etching of poiysilicon film with protected 
patterns of resistors over the entire surface, and second, 
discretization of poiysilicon layer and then wet etching of each 
unit simultaneously. In the previous situation etching rates of 
poiysilicon is higher on the wafer edges and a non-uniform etched 
pattern of remaining poiysilicon is resulted. The size of arrows 
shown in Figure 1 schematically shows the rate of etching which 
is higher on the corners and slow on the flat surface. The 
discretization of the poiysilicon layer into small segments prior to 
Figure 1 Schematic details of blanl<et etching of poiysilicon and 
discretization of entire layer into small segments to establish uniform 
etching rate 
Wet etchant 
J L X 
PoiysiHcoti 
SijNySiOj/Si 
4^ "1 rHi ,rS, r^u 
the actual delineation of poiysilicon resistors, enhances corners in 
a distributed manner on the entire poiysilicon surface. The each 
small independent island of poiysilicon establishes its own etch 
rate according to its surface area and provides a better control 
over the etching mechanism. By selection a uniform area of each 
island on the entire poiysilicon surface, a uniform etching rate can 
be established. The geometry influence on the wet-etching rate 
has been extensively studied in the literature (Koehler, 1999). 
Parameters related to reaction and diffusion mechanisms of wet 
chemical etching are strong functions of geometries to be etched 
out. Fringing of reaction rates around sharp corners in the 
geometry enhances the etching rates. With the decreasing 
dimensions of the structiu'es to be defined by wet etching, more 
involved etching mechanisms have been encountered in the 
recent studies (Yamamura and Mitani, 2008). 
Fabrication process 
In the fabrication of poiysilicon piezoresistive pressure sensor, 
starting silicon wafer is a double sided polished (100) oriented 
with a size of 2-8 inch diameters in a batch of few tens in numbers 
in a commercial fabrication foundry. The size of silicon wafer as 
such does not affect the fabrication process rather it brings the 
cost down by producing larger number of sensor chips in one 
cycle of fabrication process. Silicon wafer is first oxidized and 
silicon nitride is deposited using LPCVD to provide a mask for 
subsequent anisotropic etching in aqueous KOH for diaphragm 
realization. The details of the process sequence can be found out 
elsewhere (Akhtar et al, 2003a). The array of etched cavities is 
shown in Figure 2. In order to delineate piezoresistors on the 
diaphragm, LPCVD polysihcon layer is deposited on the 
opposite surface of etched cavity. The poiysilicon film is boron 
doped in order to adjust its sheet resistivity for required resistor's 
value. A blanket doping of boron is conducted by diffiision 
process with prior optimized diffusion parameters. At this stage 
back to front alignment process becomes important to align 
placement of polyresistors on the diaphragm which is on the 
other side of the surface. A double-sided mask aligning system is 
one solution, which is not cost effective. A novel and cost effective 
procedure has been used for this purpose (Akhtar el al, 2003b). 
The method is also useful to control the diaphragm thickness in 
addition to provide facility for back to front alignment. The 
polyresistors thus defined and protected using photoresist are 
required to be selectively delineated by etching unwanted 
poiysilicon from rest of the silicon surface. The area defined for 
each unit of sensor which is 4 X 4 mm with a diaphragm size of 
2 X 2 mm, has been the size of each array which has been 
Figure 2 Cavity arrays on one side of the silicon wafer realized in 45 
percent KOH at 80°C till holes are emerged on the wafer edges as 
shown 
SijNySiO^Si 
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repeated in 9 X 9 matrix on a 2 inch diameter silicon wafer. The 
grid defining the boundary of each sensor chip has been used for 
discretizing the polysiHcon layer into islands of a 4 X 4 mm size 
by selectively etching of polysilicon from the location of grid as 
shown in Figure 3. The entire polysilicon film has been divided 
into discrete segments of 4 X 4 mm. An additional step of 
photolithography has been however introduced for polysilicon 
discretization. A larger view of the polysilicon islands is shown in 
Figure 4. The equal size of islands of polysilicon resembles with 
the size of sensor chip and therefore does not require any 
additional mask. This ensures uniform etching rates on each 
island while delineating polyresistors using wet-etching solution. 
A commercial grade poly etch solution from M/s GCC, USA has 
been used in the present work. Once islands are defined on the 
doped polysilicon surface, resistors are patterned using 
photolithography and wet etching is carried out for selective 
removal of unwanted polysilicon from each island at a uniform 
rate. A clear visibility of underlying silicon nitride layer on the 
entire surface helps for complete removal of the polysilicon. The 
resistors thus realized were tested in order to establish uniformity 
in the values of fabricated resistors. 
Relevant technological details are mentioned as follows: 
• polysilicon erchant: 95 percent PolyEtch (LTM grade) 
from M/s GCC, USA; 
thickness of thermal oxide - 0.5 /tm; 
• thickness of LPCVD silicon nitride - O.lSjiim at 780°C; 
• thickness of LPCVD of Polysilicon - 0.5 jttm at 620°C; 
Figure 3 The other side of silicon wafer with LPCVD polysilicon 
patterned by selective wet etching to delineate each sensor chip. The 
whole area of doped polysilicon has been discretized into small area 
segments of 4 x 4 mm 
boron doping of polysilicon - 1,050°C for 40min in N2 
ambient followed by borosihcate glass removal in 10 
percent HF; 
photoresist used - S1813 with MF312 developer; 
photoresist thickness - 1.0 ixm; and 
designed line width of polysilicon resistor - 10.0/j,m. 
Results 
In process details of polysilicon resistors fabricated using wet 
etching of polysilicon after discretizing the polysilicon film have 
been recorded. Figure 5 shows the silicon wafer surface carrying 
polysilicon resistors in wheatstone's bridge configuration on the 
silicon diaphragm. Arrays of cavity are on the other side of the 
silicon surface. The polysilicon resistors are delineated using 
proposed wet-etch method. A uniformly distributed polyresistors 
can be seen on the entire silicon surface with clear visibility of 
under lying silicon nitride film. More details of the fabricated 
resistors are shown in Figure 6(a)-(c), where dimensions of the 
resistor coincide with the designed values. No undercut is foimd 
in the layout of the polyresistor. A closer view of the polyresistors 
on the silicon nitride bed has been shown in Figure 7. A 
comparison of the etching process of blanket and discretized 
polysilicon has been made on the basis of resistors dimensions 
and their values over the entire surface of the wafer. Typical 
measurement of the line width of polyresistor near the wafer edge 
has been shown in Figures 8 and 9 using blanket and discretized 
method of etching, respectively. The resistor width is decreased 
from 10.0 to 4.6 ;am in case of blanket etching of the polysilicon 
film owing to enhanced over etch. The width of resistor defined 
using the proposed method has been found of 9.0 /xm, which is 
very close to the designed value. The proposed method of wet 
etching enables to reduce over etching of resistors even on the 
wafer edge. The over etchiag of polysilicon resistors during the 
process of their realization using wet etching has been further 
shown in Figure 10. The width of the resistors is etched out 
completely at some of the locations on the wafer surface, which 
leads to zero values of the fabricated resistors. The over etching of 
polysilicon resistors on the silicon wafer is accounted maximally 
for the reduced yield in the fabrication of sensor chips. A 
reproducible method for realizing uniform polysilicon resistors is 
a crucial requirement for a sensor foundry. The proposed method 
introduces a viable and cheaper technique to provide uniform 
and reproductive polysilicon resistors in the fabrication of micro 
sensors at large-scale. 
Figure 4 An enlarged view of discretized polysilicon pattern on silicon 
wafer with cavity array on the other side 
Figure 5 Silicon wafer carrying arrays of polysilicon resistors over the 
diaphragm after wet etching 
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Figure 8 Resistors dimensions on the edge of silicon wafer after wet 
etching of blanket polysilicon 
Figure 9 Resistors dimensions on the edge of silicon wafer after wet 
etching of discretized polysilicon 
Figure 10 Typical details of over-etched resistors near the wafer edge 
during blanket polysilicon etch 
Figure 7 Enlarged optical view of polysilicon resistors on silicon surface 
over the arrays of diaphragms showing clarity between polysilicon 
resistors and the silicon nitridelayer 
Discussion 
LPCVD polysilicon is an important sensing material in realizing 
microelectromechanical systems based sensors in general. 
Besides, being used for piezoresistors over the moving 
diaphragm, sacrificial layer-roles are immense owing to its 
technological compatibility with the prevailing microelectronics 
processes. It is well known about the stresses developed in 
the LPCVD polysilicon film, which modifies the flatness of the 
silicon wafer during the fabrication process and therefore 
introduces problems in the vacuum holding of the wafers 
(Bhushan and Koinkar, 1996; Matsuo et al, 2004; Murarka and 
Retajczyk, 1983). Incorporation of discretization of polysilicon 
film is usefiil to minimize stress induced curvature effects in the 
silicon wafer. Apart from this, uniform etching of the polysilicon 
has been shown in this work as a major advantage for yield 
improvement and reproducibility. The results of measured values 
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of the fabricated polyresistors using both approaches of 
ploysilicon etching; discretized and blanket, are shown in 
Figures 11 and 12, respectively. More uniform resistor values 
can be seen on the wafer treated with discretized method of 
polysilicon etching. The blanket etching of polysilicon results 
into non-uniform resistor's values as shown in Figure 12. Owing 
to over etching in case of blanket etching, resistors on the edges 
sometimes are completely etched away, resulting into no 
resistor's values. A 2 inch diameter silicon wafers carrying 
sensor chips in 9 X 9 matrix with a diaphragm size of 2 X 2 mm 
have been considered in the above cases. The resistor's values 
were measured using commercial probe system with attached 
programmable instruments. Except polysilicon etching, rest 
of the fabrication process was maintained similar on both 
the wafers. The improved yield due to proposed method of wet 
etching has been determined experimentally in this work. The 
process has been extremely useful in the batch fabrication of 
piezoresistive pressure sensors based on bulk micromachining. 
The over etched width of the polysilicon increases the resistor's 
value. The enhanced values of the polysilicon resistors, shown in 
Figure 12, match with extra etching near the wafer edge. In case 
of blanket etching, etching of polysilicon starts from the edges of 
the wafer and slowly moves towards the center of the wafer. 
Discretization of the polysilicon film offers individual edges to 
each segment which is also an individual chip of the sensor, thus 
making it a novel method as compared to conventional 
approaches. 
Figure 11 Measured polyresistor's values in 9 x 9 matrix arranged on a 2 inch diameter silicon wafer, fabricated employing proposed wet-etch 
method 
Figure 12 Measured polyresistor's values in 9 x 9 matrix arranged on a 2 inch diameter silicon wafer, fabricated employing blanket polysilicon etch 
method 
n 4 —. 
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Conclusion 
The realization of polysilicon resistors over the diaphragm plays a 
crucial role due to yield in the fabrication of pressure sensor on 
large-scale. The proposed method of wet chemical etching with a 
prior discretization of the polysilicon film has resulted into 
enhanced uniformity in the resistors values and provides ease in 
its reproducibility. A comparison with conventional wet etching 
has been performed over a 2 inch diameter wafer for the 
superiority of the proposed method. The method is apphcable for 
metal line delineation in case of microelectronics manufacturing. 
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the Barrier Height of SiOiMH-SiC Interface 
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Abstract— Temperature induced variation in barrier height of 
Si02/4H-SiC interface is reported in this paper. In this study 
effective barrier height (<()B) has been experimentally extracted by 
fabricating metal-oxide-silicon carbide (MOSiC) structures of 
different oxide thicknesses and the quantitative value of (|IB has 
been evaluated using Fowler-Nordheim analysis. Room 
temperature barrier height of 2.74 eV has been experimentally 
extracted for all thermally grown oxide thicknesses. The effective 
barrier height (<t>B) linearly decreases with temperature. It has 
been suggested that at large electric fields and temperature, the 
existing charge carrier may tunnel through the forbidden region 
to allow state of insulator by field emission across insulator. 
Index Terms—4H-SiC, 
Thermally grown Si02 
Barrier height, Temperature, 
I. INTRODUCTION 
THERE is a growing interest in semiconductor materials and devices for high temperature, high power, high 
frequency and harsh environment apphcation. Silicon carbide 
(SiC) is an emerging compound semiconductor material for 
these electronic applications because of its unique properties; 
wider band gap, higher thermal conductivity, higher saturation 
velocity for electron and higher breakdown electric field [1-3]. 
A continuous progress is being carried out to develop SiC 
technology at par with silicon and GaAs technologies [4]. 
Among the group of wide band gap semiconductors, SiC is 
the only known compound semiconductor on which stable 
Si02 can be thermally grown, making it an obvious choice for 
the replacement of silicon MOS devices with excellent 
characteristics. The oxidation growth mechanism of SiC 
surfaces however has been at its developmental stage. A 
number of recent publications [5-9] clearly indicate that, a 
through understanding of oxidation growth mechanism on SiC 
is still missing. On the other hand, the available research data 
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[10] on Si02/SiC interface clearly indicates the poorer 
interface properties compared with those of Si02/Si interface. 
Investigations of the thermal oxidation mechanism on SiC in 
its different regions have been continuously carried on, 
indicating that the thermal growth kinetics and bulk properties 
of Si02 on SiC are similar to that thermally grown on Si. 
Current voltage (I-V) measurement is the key technique to 
determine the quality of any insulating layer in metal-oxide-
semiconductor structure. This current conduction mechanism 
from gate metal through insulator to semiconductor can be 
well examined by Fowler-Nordheim (F-N) analysis [11, 12]. 
A precise knowledge of current conduction through thermally 
grown Si02 has a unique impact to realize a high power, high 
temperature, high breakdown, metal-oxide-silicon carbide 
(MOSiC) structure based devices. 
Current conduction mechanisms mainly depend on the 
barrier height at Si02/4H-SiC interface and potential width of 
Si02 in MOSiC systems. When a voltage is applied across 
MOSiC structures, the combination of interfacial oxide layer, 
depletion, accumulation, and inversion layers of devices will 
share the applied voltage [13, 14]. Large temperature and 
applied electric field across the oxide, however, are known to 
promote field emission through the gate oxide in MOSiC 
systems. At large electric fields and temperature, the existing 
charge carrier may tunnel through the forbidden region to 
allowed state of insulator by field emission across insulator. 
The applied temperatures across MOSiC structures, affect the 
magnitude of effective tunneling current. First, increasing 
temperature causes a thermal spread in the distribution of 
electron to higher energies where they can more easily tunnel 
through the oxide. This effect has a relatively weak 
dependence on temperature. Second, the conduction band 
offset between Si02 and 4H-SiC decreases as a fiinction of 
temperature. This barrier lowering is a concern, particularly 
for MOSiC structures fabricated on n type SiC where 
electrons in the conduction band can tunnel into the gate 
electrode thus the limiting the maximum applied voltage to the 
gate [15,16]. 
In this paper, we report systematic investigation of 
temperature dependent barrier height variation at Si02/4H-SiC 
interface, produced by effective Fowler-Nordheim tunneling 
across MOSiC structure with varying oxide thickness on 
device grade epitaxial 4H-SiC substrate. Wet thermal 
oxidation technique has been used to grow Si02 at fixed 
temperature of lllO^C for different oxidation time. 
Experimental details of sample preparation, fabrication of 
MOSiC structures and I-V measurement methodology are 
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given in the next section. Brief introduction of F-N tunneling, 
acquired results with discussion are mentioned in the section 
thereafter. 
II. EXPERIMENTAL DETAILS 
A device grade n/n"^ -type 4H-SiC substrate of 50 ^m 
epitaxial layer on Si-face (nitrogen doped, N concentration; 
9x10'" cm"^ ), 8° off axis (0001) oriented was used. The wafer 
has been cut into several pieces using special dicing blade 
from M/s DISCO Japan [4]. Prior to loading in a quartz 
furnace for the oxidation, RCA chemical cleaning treatment 
was given to all the samples. Samples were loaded for 
oxidation at SOO^ C with a flow of nitrogen. Wet thermal 
oxidation has been performed at 1110 °C for 3 hr and samples 
were unloaded at 800°C in nitrogen flow. A thoroughly 
optimized oxidation process is described in details elsewhere 
[17]. Oxide thickness of sample was recorded using 
Ellipsometer followed by the surface profiler verification. In 
order to fabricate the MOSiC structure oxide layer fi"om the C-
face or n* side of 4H-SiC was removed using buffer oxide 
etchant (BOE) by protecting the Si-face with photoresist. 
Ohmic contact has been performed on the C-face with the 
deposition of composite layer of Ti (300A) and Au (2000 A) 
using e-Beam evaporation method in the vacuum range of 10"' 
torr. The Si-face of oxidized 4H-SiC was retained with the 
grown oxide. A thickness of 1500 A of Nickel was selectively 
deposited on sample using e-Beam evaporation in UHV. A 
metal mask carrying array of 1.0 mm diameter was employed 
for the selective deposition of metal on oxide for the 
realization of gate contact. Individual chips of MOSiC 
structure were separated and bonded on TO-8 header using 
West Bond's ball to wedge bonder. Fig. 1 shows the 
schematic diagram of fabricated MOSiC structure. HP 4140B 
pA meter/ DC voltage source was used for I-V measurement 
on In-house developed LabVIEW based computer aided 
measurement set up. Forward I-V measurement was 
performed by sweeping the DC bias from OV to 5 V with 0.1 
V step voltage while 0 V to -1000 V with 1 V step for reverse 
I-V measurement. 
1 
Ni l200aA') 
Thermally grown SiOa 
n' epitaxy (50 jini) 
n^4H-SiC 
Ti/Au (300 /2000A) 
III. BRIEF THEORY OF F-N TUNNELING 
In this section, a brief introduction of current conduction 
mechanism produced by Fowler-Nordheim tunneling through 
a gate oxide will be explained in relation to MOSiC 
application. A thin gate material of thermally grown Si02 is 
sandwiched in between an 50 [im epitaxy n-type 4H SiC and a 
metal gate electrode, with a positively biased metal gate used 
in the description. The transportation of charge carriers 
through a potential barrier is a quantum mechanical 
phenomenon. When electrons are able to tunnel through a 
triangular barrier into the conduction band of an oxide, it is 
termed as FN tunneling as shown in Fig. 2. If the tunneling 
takes place through a trapezoidal barrier, then it is termed as 
direct tunneling. In the F-N tunneling oxide potential barrier is 
usually assumed to be a triangular one, free of charge gate 
insulator. As a consequence, when we apply a uniform electric 
field across the MOSiC structure, thickness of the potential 
barrier and the potential (|)(x), at the distance x from silicon 
carbide/oxide interface vary linearly with the applied voltage. 
Fig.2 shows the partial conduction of current through 
triangular shape of oxide energy barrier. The insulating region 
is separated by an energy barrier having barrier height qi^g, 
measured fi^om the Fermi energy of metal to the conduction 
band edge of the insulating layer. Current conduction takes 
place from metal region to semiconductor. 
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Fig. 2. Energy band alignment of MOSiC structure biased under strong 
accumulation condition. 
The net tunneling current density (J) from metal to 
semiconductor can be written as the difference between 
current flowing from metal region to semiconductor region 
and vice versa. This expression for current density is usually 
written as an integral over the product of two independent 
parts which only depend on the energy perpendicular to the 
interface i.e. the transmission coefficient T(E) and the supply 
function N(E). 
Fig. 1. Schematic of metal-oxide-silicon carbide (MOSiC) structure. 
J : f- lT{E)N{E)dE (1) 
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This is well known expression to calculate the current 
density in MOSiC structures [18]. The calculation of current 
density requires not only the knowledge of the energy 
dependent transfer coefficient, but also the energy dependent 
electron probability (supply function). Current density 
equation produced by the Fowler-Nordheim tunneling can be 
derived by introducing some assumption like Effective-mass 
approximation, parabolic bands and Conservation of parallel 
momentum to equation 1, expressed as: 
( " ^ 
j{E^iel)=AE-^dielSXp B 
^diel 
(2) 
Where, Ejiei electric field in oxide, A and B are constants 
dependent on barrier configuration for oxide layer separated 
by metal and semiconductor. The value of constants A and B 
are 
3. 
A=- q m,ff 
^^dieMh 
B = 4 4J2m diet \ 
Zhq 
(3) 
(4) 
Where (J)B is the at SiOs/SiC interface, mjff effective electron 
mass in silicon carbide, m^ia effective electron mass in the 
dielectric material and tt is reduced Planck's constant. 
IV. EXPERIMENTAL RESULTS AND DISCUSSION 
A positive gate voltage is applied on a gate electrode 
across the fabricated MOSIC structures, electrons as the 
majority carriers in n-type 4H SiC are being accumulated. 
This forms a non linear characteristic between the 
semiconductor and oxide. Fig. 3 shows the typical I-V 
characteristic of MOSiC structure as a fixnction of gate oxide 
in strong accumulation condition. When the accumulated-
electron density is in excess of the free-carrier density 
available in the oxide, the injection of the electrons into the 
oxide is initiated. 
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Fig. 3. Current-Voltage characteristic measured for different MOSiC structure 
This can occur at an extremely low gate voltage, as the density 
of the free carrier in the oxide is extremely low if compared to 
the density of the electron accumulated in the forward-biased 
semiconductor. The injection of electrons may cause an 
unbalance of charge in the oxide. Hence, a space charge is 
formed. This may limit further injection of the electron or 
flow of current into the oxide. In this experiment oxide 
thickness was varied from 17.0 nm to 56.6 nm. The life time 
of particular gate oxide thickness can be determined by the 
total amount of charge carriers that flow through the gate 
oxide under the influence of electric field as well as 
temperature. Ideally, an oxide layer does not allow charge 
carrier to pass through. But there are several current 
conduction mechanisms which allow charge to pass through 
oxide. It has been previously reported that for the oxide 
thickness greater than 5 nm up to 50 nm current conduction is 
explained by Fowler- Nordheim tunneling and in the same 
sequence, oxide thickness greater 50 nm is explained by 
Schottky emission. If the oxide thickness is greater than 50 
nm having some trapped charge inside it, can be governed by 
Poole-Frenkel conduction model. On the other hand, current 
conduction for the ultra thin oxide layers (less than 5 nm), has 
been termed as direct tunneling [18]. A rigorous study has 
been carried out to analyze the conduction mechanism and 
temperature dependent barrier height variation using I-V 
characteristics in this work. F-N tunneling has been observed 
as an effective conduction mechanism and detailed are 
presented here. 
-26-, 
-28 
F-N Plol 
• u (.Kide ri)ickncs.s (.''4 ? nm I 
' • « V ., 
-30-
W -32-
"2, 
e 
-34-
•36 
-38. 
• . . * , 
- • • 
t 
a 
- T -
4 
Room Tempt. 
50°C 
so'c 
100°C 
130°C 
150°C 
0.02 0.03 
— I — 
0.04 
— I — 
0,05 
— I — 
0.08 0.09 010 0.06 0.07 
ill (ni/MV) 
Fig. 4. Plots obtained at different temperature for different MOSiC structure 
for different oxide thickness 
Fig. 4 shows a linear plot of In (J/E^) versus 1/E called F-N 
plot on 4H-SiC based MOSiC structure having oxide 
thickness 34.3 nm. In the same way all MOSiC structures 
have been plotted (Not Shown in this paper) and at room 
temperature the slope B (64 mV/cm) has been calculated for 
all samples employing F-N characteristics in strong 
accumulation condition. Using this measured slope, and an 
electron effective mass in the thermal oxide of 0.55meff [27], 
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gives the barrier height from 4H-SiC conduction band to the 
oxide conduction band of 2.80 eV. Adding the 4H-SiC band 
gap of 3.26 eV to the above calculated barrier height confirms 
the band offset which was determine by Afanas'ev et al [19] 
to be about 6 eV from the oxide conduction band to the top of 
valence band in 4H-SiC. Fig. 4 shows six straight line F-N 
plots of 4H-SiC based MOSiC structure having oxide 
thickness 34.3 nm at temperature ranging from room 
temperature up to 150°C. Each temperature dependent F-N 
curve for all MOSiC structures having oxide thickness 
variation from 17 nm to 56.6 nm was plotted and effective 
barrier height was extracted. If the electric field is uniform 
across the oxide and the barrier is triangular in shape, then the 
mean electric field will coincide with the cathode electric 
field. Thus the slope of straight line provides the value of 
constant B from which barrier height can be measured. The 
slope of the curve continuously decreases as temperature 
increases. Extracted barrier height is plotted as a fiinction of 
temperature. In addition, the current density, at given electric 
field, increases significantly with temperature. Fig. 5 is a plot 
of the linearly decreasing barrier height with temperature 
using F-N analysis. In the extraction of barrier height 
produced by F-N tunneling at Si02/4H-SiC interface, it is 
assume that emitting electrode is a metal and there fore the 
energy distribution of tunneling electron is highly symmetric 
about the Fermi energy of silicon carbide. In case of n-type 
SiC Fermi energy is very close to conduction band edge 
implying that the F-N analysis overestimates the accessibility 
of tunneling electrons. As temperature increases availability of 
conduction electron increases as the result of this F-N analysis 
predict larger current and correspondingly smaller effective 
barrier height. Effective barrier height does not dependent on 
oxide thickness as shown in figure 4. Increments in oxide 
thickness revealed the thickness increment in oxide potential 
width, while the barrier height at Si02/4H-SiC is unaltered. 
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Abstract-The quality of thin Si02 on Si-face of thick 
epitaxial 4H-SiC (0001), thermally grown in steam 
ambient at lllO'C, has been experimentally 
characterized by electrical techniques. The leakage 
current of this layer shows an asymmetric behavior 
with the polarity of gate bias (+V or -V at anode), 
yielding a forward leakage current density 150 
mA/cm^ at 3.62 MV/cm and reverse leakage 
current of 60 nA at -72.5 MV/cm. To identify the 
current conduction mechanism, experimental I-V 
curve has been plotted according to Fowler-
Nordheim tunneling equation, revealed the barrier 
height of 2.80 eV at Si02/4H-SiC interface. A 
simultaneous hi-lo frequency capacitance-voltage 
method has been employed to measure interface 
trap level density (Du) at conduction band edge of 
4H-SiC and deviation from ideal curve in MOSiC 
structure has been used to calculate fixed oxide 
charge (Qfci). The experimentally measured Qr,x 
and Dit values presented in this work are lower 
than reported values owing to improved oxidation 
process and low micropipes density substrate. The 
process has direct relevance in the fabrication of 
MOS based device structures. 
Index Terms- Silicon carbide, wet oxidation, MOSiC 
structure, leakage current, interface trap density. 
1. INTRODUCTION 
Silicon carbide (SiC) is an interesting 
semiconductor material for electronic devices and 
sensors to work under harsh environment and 
high temperatures. The number of published 
research article devoted to SiC in every year [1] 
clearly indicate that a continuous progress is 
being carried out to develop SiC technology at 
par with silicon and GaAs technologies [2] by 
utilizing its unique properties; wider band gap, 
higher thermal conductivity, higher saturation 
velocity for electron and higher break down 
electric field and so on. Among the group of wide 
band gap semiconductors, SiC competes owing to 
its unique capability of oxidation in the form of 
stable Si02, the insulating material most studied 
and frequently used in semiconductor 
technology, making it an obvious choice for the 
replacement of silicon MOS devices with 
excellent characteristics. The gate current might 
affect the performance of devices that employ 
metal oxide silicon carbide (MOSiC) structure, 
and it can be dominating factor in device down-
scaling. The feasibility with MOS devices that 
fabricated with thin oxides was demonstrated 10 
years ago. A variety of other materials like Hf02, 
TiOj, Ta2Si, AI2O3 and double layer of 
Si3N4/Si02 and so on has been intensively 
attempted in MOS scaling technology. High 
quality thin Si02 is most demanded gate oxide 
from the semiconductor industries to reduce the 
cast and process steps in device fabrication. A 
various oxidation process has been adopted such 
that dry oxidation, wet oxidation, and pyrogenic 
oxidation in order to achieve the most suitable 
process to realize the SiC-based metal-oxide-
silicon carbide (MOSiC) structures. Numerous 
studies [3, 4] shows the presence of C species in 
the thermally grown oxide directly affect the of 
the interface as well as dielectric properties 
MOSiC structures. For this reason, rigorous 
studies on electrical behavior of thin thermally 
grown Si02 on SiC play a fiindamental role in the 
understanding and control of electrical 
characteristics of SiC-based devices. 
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In this paper, the quahty of thin wet thermally 
grown SiOa (35.9 nm), on 50 fim epitaxial layer 
on Si-face of 4H-SiC (0001) has been electrically 
examined by Current-Voltage (I-V) and 
Capacitance-Vohage (C-V) methods. Wet 
thermal oxidation technique has been used to 
grow Si02 at fixed temperature of 1110°C for 3 
hr. Experimental details of sample preparation, 
fabrication of MOSiC structures and I-V 
measurement methodology are given in the next 
section. Current conduction mechanisms, 
acquired results with discussion are mentioned in 
the section thereafter which is followed by 
conclusion. 
II. EXPERIMENTAL DETAILS 
A device grade n/n'^ -type 4H-SiC substrate of 50 
|im epitaxial layer on si-face (nitrogen doped, N 
concentration; 9x10'" cm"^ ), 8° off axis (0001) 
oriented was used. Prior to loading in a quartz 
furnace for the oxidation, RCA chemical cleaning 
treatment was given to all the samples. Wet 
thermal oxidation has been performed at 1110 °C 
for 3 hr and samples were unloaded at SOO^ C in 
nitrogen flow. A thoroughly optimized oxidation 
process is described in details elsewhere [5]. 
Oxide thickness of sample was recorded using 
Ellipsometer fallowed by the surface profiler 
verification. In order to fabricate the MOSiC 
structure, Ohmic contact has been performed on 
the c-face with the deposition of composite layer 
of Ti (300A) and Au (2000 A) using e-Beam 
evaporation method in the vacuum range of 10"' 
torr. The si-face of oxidized 4H-SiC was retained 
with the grown oxide. A thickness of 1500 A of 
Nickel was selectively deposited on sample using 
e-Beam evaporation in UHV. Individual chips of 
MOSiC structure were separated and bonded on 
TO-8 header using ball to wedge bonder. HP 
4 HOB pA meter/ DC voltage source was used for 
I-V measurement while 4284A LCR meter m/s 
Agilent technology was used for C-V 
measurement on Lab VIEW based computer aided 
measurement set up. 
III. RESULTS AND DISCUSSION 
A. Analysis of I-V Characteristics 
The current-Voltage characteristic of fabricated 
MOSiC structure having 35.9 nm oxide 
thicknesses is shown in figure 1. The leakage 
current occurs via defect band that spans the 
width of the Si02, the difference of work function 
between metal and insulator can affect the 
symmetry of the conduction with the gate bias 
polarity. This asymmetry can be qualitatively 
explained in terms of higher thermal barrier for 
electron conduction because the Fermi level of 
the top Ni electrode is located below the defect 
band. When the forward bias is applied across the 
MOSiC structure, a steady-state current is 
detected. The level is pinned at the defect band, 
thus a little activation energy is needed to excite 
an electron in to the defect band. The leakage 
current of these layers shows an asymmetric 
behavior with the polarity of gate bias (+V or -V 
at anode), yielding a forward leakage current 
density 150 mA/cm^ at 3.62 MV/cm and reverse 
leakage current of 60 ^A at -72.5 MV/cm. A post 
oxidation treatment has been proposed to reduce 
the further leakage current in this structure. The 
life time of particular gate oxide thickness is 
determined by the total amount of charge carriers 
that flow through the gate oxide under the 
influence of electric field. Ideally, an oxide layer 
does not allow charge carrier to pass through. But 
there are several current conduction mechanisms 
which allow charge to pass through oxide. Based 
on our previous analysis [6], Fowler- Nordheim 
tunneling has been found dominating current 
conduction mechanism for 35.9 nm oxide 
thickness in MOSiC structure. 
Sl1254n 1 
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Fig. 1. Experimental current-voltage characteristics of 
MOSiC structure for oxide thickness 35.9 nm. Inset 
shows the fabricated MOSiC structure 
Current conduction mechanism produced by F-N 
tunneling is expressed as 
(1) 
J = -^^d,,, exp B 
'diel J 
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Where J is current density, Ediei is the oxide field, 
and pre-exponent A and slope B are given by 
B-. ''diel 
( ?^B) ' (2) 
7,hq 
Where q is the electronic charge, niefT is the free 
electron mass in SiC, mdiei is the electron mass in 
the oxide, h is reduced Planck's constant and (|)B 
is barrier height at Si02/SiC interface. Figure 2 
(a) shows the energy-band diagram 
corresponding to strong positive bias across 
MOSiC structure. In this case the polarity is such 
that for a large applied bias, the surface of 4H-
SiC will be degenerated despite of bulk 
concentration and band gap energy. Hence the 
4H-SiC can be treated like metal, and current 
conduction mechanism is limited by F-N 
tunneling from the vicinity of 4H-SiC conduction 
band edge through the triangular shape energy 
barrier in to silicon oxide conduction band. 
Figure 2 (b) shows the energy-band diagram 
corresponding to strong negative bias across 
MOSiC structure. The current conduction 
mechanism in this case will be governed by 
either Schottky emission of electron over the 
energy barrier at metal oxide interface or Fowler-
Nordheim tunneling of electron through 
triangular energy barrier in to oxide conduction 
)and. 
Fig.2. Energy band diagram of MOSiC structure (a) 
with large positive bias (Forward) across the metal 
electrode (b) with large negative bias (reverse) across 
the metal electrode 
Figure 3 shows a linear plot of In (J/E^) versus 
1/E called F-N plot on 4H-SiC based MOSiC 
structure having slope B (64 mV/cm). Using this 
slope, and an electron effective mass in the 
thermal oxide of 0.55mo [7], gives the barrier 
height from 4H-SiC conduction band to the oxide 
conduction band of 2.80. Adding the 4H-SiC 
band gap of 3,26 eV to the above calculated 
barrier height confirms the band offset determine 
by Afanas'ev et al [8] to be about 6 eV from the 
oxide conduction band to the top of valence band 
in 4H-SiC. 
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Fig.3. Fowler-Nordheim plots for n-type 4H-SiC 
based MOSiC structure obtained from I-V 
measurement. 
B. Analysis of C-VCharacteristics 
Figure 4 shows experimentally measured high 
frequency (1 MHz) C-V curve, across n-type 
MOSiC structures having oxide thickness of 35.9 
nm. The measurement frequency and signal level 
for C-V characteristics were fixed at IMHz and 
1.0 V in case of high frequency, while 1 KHz 
and 1.0 V in case of low frequency, respectively. 
The whole measurement was performed by 
sweeping the DC bias from -15 V to 15 V with 
0.2 V step voltage. The accommodation of 
accumulation, depletion and inversion 
capacitance in C-V curve, designate the 
formation of interfacial distribution within 4H-
SiC ban gap and fixed charge within the thermal 
oxide and semiconductor. In accord to the ideal 
case the interface traps (Qn) should be zero 
means the relationship of surface potential to the 
gate voltage having interface traps zero is termed 
as ideal C-V curve as shown in figure 4 (red 
line). When the charge is located at the oxide SiC 
interface, the effect of oxide charges on flatband 
voltage is maximum because during the sweep 
mode all charges will contribute in the 
semiconductor region. When the charge is 
located at the gate-oxide interface, the effective 
charge will contribute their presence in the gate 
oxide and has no effect on the flatband voltage. 
For a given charge density, the flatband voltage is 
reduced as the oxide capacitance increases, i.e., 
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for thinner oxides. Hence, oxide charges usually 
contribute little to flatband or threshold voltage 
shifts for thin-oxide MOSiC based devices. To 
detennine the various charges, one compares 
theoretical and experimental capacitance-voltage 
curves. These positive voltage shifts in figure-4 
indicate the negatively charged electrons have 
been injected from gate metal to oxide with the 
bias voltage. The distribution of fixed charge 
density can be computed by 
Here (t)ms is the work function difference between 
metal and silicon carbide, Vps is the flat band 
voltage shift and Cox is the oxide capacitance. (j)ms 
depend not only on the semiconductor and the 
gate materials but also on substrate doping type 
and wafer carrier concentration. The flat band 
voltage for measured sample is 4.84 V and 
experimentally measured value of (j)n,s in case of 
Ni as a gate metal and n-type 4H-SiC has been 
computed to 2.41 eV. From these results, using 
equation 3, the fixed charge density QAX was 
estimated to be -1.00609x10'^ cm"^  for 35.9 nm 
oxide thickness. 
Combined high and low frequency C-V method 
were used to determine the interface trap level 
density near the conduction band of 4H-SiC. 
A,=-c„ ^HF '^o. 1 - CfJP I Cg^ (4) 
Where, CLF and CHF represent the low frequency 
and high frequency capacitance respectively. 
Other symbols in the above equations have their 
usual meaning. Dit has been found in the range of 
2.71x10" c m " W at Ec of 4H-SiC. 
lo. 
-5 0 5 10 
Applied VdltHXP (Volls) 
Fig.4. Capacitance-Voltage characteristics of MOSiC 
structure compared with ideal curve 
IV. CONCLUSION 
In this experiment 4H-SiC based MOSiC 
structure having thin thermally grown silicon 
dioxide (35.9 nm) has been fabricated and 
electrically characterized using I-V and C-V 
analysis in order to determine the quality of thin 
oxide for device application. Asymmetric 
conduction behavior has been observed for this 
layer, in which reverse leakage current is quite 
low even at very high electric filed. Fixed oxide 
charge density Qf,x was estimated to be -
1.00609x10'^  cm"^  while Dit has been found in 
the range of 2.71x10" cm'^eV' at the edge of 
conduction band of 4H-SiC. 
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Electrical characterization of thin thermally grown SiOi on epitaxial 
4H-SiC (0001) substrate with varying oxide thickness 
Sanieev K. Gupta'' ^ , A. Azam^ and J. Akhtar' 
'Sensors and Nanotechnology Group, Semiconductor Devices Area 
Central Electronics Engineering Research Institute, Pilani-333 031, India 
(Council of Scientific and Industrial Research, New Delhi, India) 
2 Dept.of Applied Physics, Z. H. College of Engg. & Tech. A.M.U. Aligarh-202002, 
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Sic is one of the most researched materials in the development of device technology for 
high temperature and harsh environment application. It has attractive properties, such as 
wide band gap energy, high thermal conductivity, high saturation velocity of electron 
and high break down electric field for the electronics devices whose specifications can 
not be obtained using Si and GaAs. Among the group of wide band gap semiconductors, 
Sic competes owing to its unique capability of oxidation in the form of SiOi making it 
an obvious choice for the replacement of silicon MOS devices with excellent 
characteristics. 
In this paper, electrical characterization of thermally grown Si02 on si-rich 4H-
SiC surface has been experimentally analyzed on the basis of measured 1-V 
characteristics for varying oxide thickness from 23 nm to 61.4 nm. Validity of current 
conduction mechanisms involving Fowler-Nordheim tunneling, Schottky emission and 
Poole-Frenkel conduction has been established quantitatively on the basis of electric 
field and the oxide thickness employing forward 1-V characteristics. F-N tunneling has 
been found valid for all fields in case of oxide thickness below 30 nm. For thicker 
oxides F-N tunneling occurs in presence of high electric fields. Schottky emission and 
Poole-Frenkel conduction dominate in case of thicker oxides and electric field limits 
their validity for a given oxide thickness. At lower fields Schottky emission dominates 
while Poole-Frenkel conduction takes place at higher electric fields. Nickel has been 
used for the metal contact on oxide grown over the n/n"^  configured substrate. A tri layer 
of Au-Pt-Ti has been used for Ohmic contact on the c-face of the substrate. Each 
structure was diced and bonded on a TO-8 header with a suitable wire bonding for 
further testing using a Lab VIEW based computer aided measurement set up. 
Keywords: 4H-SiC; MOSiC Structure; Current Conduction Mechanism 
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Z^n^ S films are investigated by XRD, TEM, and optical measurements. The grain sizes have 
been calculated by XRD technique and these are confirmed by TEM measurement (shown in the 
figure). 
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Figure: TEM micrograph of Cdg^ sZtt^ ^^ S (pH =10) at 70 °C 
The grain size of Cd^^Zn^S films is found to increase (5.2 nm to 6.2 nm) with increasing Zn 
concentration (0.25 to 0.75) at pH 12 and at 70 "C. The grain size decreases as the pH of the 
solution bath is decreased (pH 12 to 10). The Cdj ^Zn^ S films have zinc blende structure. FTIR 
measurements have been done to see the bonding arrangements in these materials. The optical 
band gap is calculated and is found to be pH and Zn concentration dependent. 
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Schottky emission across thermally grown oxide on 
epitaxial 4H-SiC substrate 
Sanjeev K. Gupta*, A. Azam^ and J. Akhtar 
Sensors and Nanotechnology Group, Semiconductor Devices Area 
Central Electronics Engineering Research Institute, Pilani~333 031, India 
(Council of Scientific and Industrial Research, New Delhi) 
^Dept.of Applied Physics, Z.H. College ofEngg. & Tech., A.M.li. Aligarh-202002, India 
Corresponding author: sanjeevgkp@gmail.com 
Electrical conduction across thermally grown SiO^ on device grade epitaxial si-face of 4H-
SiC has been experimentally investigated employing Schottky emission mechanism. The oxide 
thickness has been varied from 23 nm to 65 nm at a fixed oxidation temperature of 1110 '^ C with 
different oxidation time. The basic physics of Schottky emission due to image force barrier 
lowering has been analyzed and the validity of Schottky emission has been established 
quantitatively on the basis of electric field and oxide thickness employing forward I-V 
characteristics across MOSiC structures. From Schottky emission plots {In (J) versus E'''^ }, it has 
been observed that Schottky emission retains its validation within a fixed electric field range. 
The electric field range of effective current conduction mechanism increases with oxide thickness. 
Nickel has been used for the metal contact on oxide grown over the n/n"^ configured substrate. 
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A composite layer of Ti and Au has been used for Ohmic contact on the c-face of the substrate ;^ 
Each structure was diced and bonded on a TO-8 header with a suitable wire bonding for further 
testing using a LabVIEW based computer aided measurement set up. 
Keywords: 4H-SiC; thermally grown SiO ;^ MOSiC structure; I-V characteristics; Schottky emission, 
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Dielectric behaviour study of nanocrystalline Ni Zn Fe O 
Santosh S. Jadhav**, R. S. Kawale^ S. M. Patange", K. M. Jadhav^ 
"Department of Physics, D. S. M. College, Jintur, Parbhani, (M.S.), India 
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(M.S.), Aurangabad. India 
*e-mail: ^santosh.jadhav28@yahoo.com 
Dielectric properties are studied as a function of electric field frequency for Co^^Zn^^ep^ 
prepared by wet chemical co-precipitation method. The composition is characterized by X-ray 
diffraction technique (XRD). XRD study shows formation of single-phase homogeneous 
compound with cubic structure. Dielectric constant (ei), complex dielectric constant (e^ ) and 
dielectric loss tangent (tan d) are measured in the frequency range up to lOKHz, at room 
temperature and they show dispersion with increase in frequency. Thermal variation of the 
dielectric constant (e<f),complex dielectric constant (e^ ) and dielectric loss tangent (tan d) has 
been studied at four different frequencies lOOHz, 120Hz, 1 KHz, and 10 KHz. The variation of 
these parameters with frequency and temperature is explained qualitatively with the aid of 
Koops phenomenological theory. The observed results can be explained on the basis of an electron 
exchange between Fe^ ^ and Fe^ '" ions. Improved dielectric properties are with nanocrystallinity 
of the prepared samples. 
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4H-SiC Schottky diode technology for high temperature and harsh 
environment sensing applications 
Jamil Akhtar', Sanjeev Kumar Gupta and Surajit Das 
Microelectronics Technology Croup, Semiconductor Devices Area 
Central Electronics Engineering Research Institute, Pilanl-333 031, India 
Silicon carhidc is .1 wide band gap semiconductor having unique feature of being oxidized m a controlied manner that makes 
it lechiiiilugN competent lor realizing electronic devices. The features of wide band gap and high ihemiai conduciix ii\ lead 
SiC iiased elccironjc dcs ices far iiigh power, high temperature and high radiation apphcalioiis [ I -2]. Among nearly 250 known 
pulytypes of SK . a few are coniniercially available and among tiiosc. 4H-SiC is the most suitable for electronic devices owing 
10 larger electron mobiJity and reduced anisotropy. 
Silicon carbide (.SiC) Schotiky diode technology is presented for its usage for sensing purposes in harsh environment and 
high tcniperaunes. In the fabrication of Schottky barrier, adhesion of metallic layer to SiC is crucial owing to its chemically 
less reactive surface as compared to silicon. Thermal grown oxide on SiC surface is face tenninated and gives rise different 
rates of oxidaiion. The c-face of 41 f SiC gels ten times faster oxidation than si-face |3 | . Annealing of nickel contact to si-face 
ol 4tl SiC in vacuum with argon ambiciU improves the temperature range of operation of the Schottky diode. A breakdown 
voltage ot more than hW) volts has been achieved by employing Held plate termination around Schottky contact. Reverse 
leakage ciinenis at 1 (H) \oils are ensured in the range of few lens of pA by introducing two stage field oxide process involving 
PEC'VD oMde followed by vacuum annetding. Salient features of the fabrication process ai'c presented in the context of diode 
application in harsh environment. 
» # f»«l« • # * «, <w 1- -• * 
I'lg. I A processed quarter wafer of 4H-SiC carrying F'g- 2 A packaged Schotiky diode array chip for high 
Sch(jltky diode array of diairicters 1.2niin, 1 Mun and 2.0 mm radiation detection 
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Face Terminated Wet Thermal Oxidation of 
4H-SiC; A Morphological Study 
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Abstracl-y)\eTmi\. oxidation of 4H-SiC has been 
investigated using contact mode atomic force 
microscopy on si-face and c-face. Oxidation process 
lias been performed at a temperature of lllO'C with the 
flow of wet molecular oxygen. The time of oxidation has 
been varied from 30 minutes to 180 minutes. Rate of 
oxidation on c-face has been found nearly 10 times faster 
than on si-face of 4H-SiC wafer. Ellipsometer and stylus 
profder have been employed for oxidized surface 
roughness and oxide thickness measurements. The bare 
surfaces of 4H-SiC faces contribute for the roughness in 
the respective thermally grown oxides. Si-face surface of 
4H-SiC is smoother than c-face surface owing to its 
epitaxy nature. A number of samples have been oxidized 
for each experiment in order to generate statistical data. 
Index Terms-Wet Thermal Oxidation, 4H-SiC, AFM, 
Surface profiler 
I.INTRODUCTION 
l3ilicon carbide (SiC) is a wide band gap 
semiconductor gaining acceptability for electronic 
devices particularly for high temperature and harsh 
environment applications where conventional 
materials such as silicon and GaAs cease to provide 
sustainability. Among the group of wide band gap 
semiconductors, SiC competes owing to its unique 
capability of oxidation in the form of Si02 making it 
an obvious choice for the replacement of mighty 
silicon. The oxidation growth mechanism of SiC 
surfaces however has been at its developmental stage. 
A number of recent publications [1-6] indicate not 
well understood phenomenon of SiC oxidation. The 
present work is an experimental addition to the 
prevailing knowledge of wet thermal oxidation of one 
of the commercially available device grade polytypes 
of SiC; 4H-SiC. The faces of hexagonal polytypes of 
SiC (0001) are always terminated in to silicon rich 
and carbon rich faces resulting into Si-face and c-face 
surfaces. The oxidation mechanisms on Si-face and c-
face have been found very different however still 
maintaining SiOi composition on both the faces [1]. 
The magic of the oxidation mechanism on the two 
faces is therefore become interesting for exploration 
[5]. Efforts have been made to understand the 
oxidation phenomenon by doing dry oxidation [3], 
ultra thin oxide [6] etc. The present work deals with 
wet thermal oxidation of 4H-SiC and its morphology 
on si-face and the c-face. 
II.EXPERIMENTAL 
A 2" diameter 4H-SiC (0001) epitaxy wafer of n/n* 
type 8° off-axis oriented has been cut into several 
pieces using special dicing blade from M/s DISCO 
Japan [7]. Prior to loading in a quartz furnace for the 
oxidation, RCA chemical cleaning treatment was 
given to all the samples. Samples were loaded for 
oxidation at SOO'C with a flow of nitrogen. 
Temperature of the ftimace was increased to 1110 "C 
and nitrogen flow was stopped while wet Oj was 
flown for the required time of oxidation. Temperature 
of the furnace was decreased to 800 "C and the 
samples were unloaded. This was repeated for each 
batch of samples with varying oxidation time from 30 
minutes to 180 minutes. Oxide thickness on each 
sample was recorded using ellipsometer. Atomic 
scale topography of the oxide surface on c-face and 
Si-face of the samples was done using AFM in 
constant height mode. Surface profiler Dektak model 
6M was employed to monitor roughness of the oxide 
texture on the two faces. 
III.RESULTS AND DISCUSSION 
A 4H-SiC sample treated for the oxidation for a time 
of 30 minutes has been considered in this work. 
Atomic scale surface morphology of the oxide on c-
face and Si-face was captured by employing AFM in 
constant height mode. Oxide on the c-face shows 
more orderly arrangement than in case of Si-face as 
shown in fig 1 (a) and (b). Atomic arrangement on 
the Si-face oxide is happened to be more amorphized 
than on c-face. Surface roughness of the oxide on the 
two faces has been determined using Dektak stylus 
profiler. Fig 2 (a) shows a roughness of 233A" on the 
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c-face oxide while a PSA" roughness can be seen in 
case of Si-face oxide. Ellipsometer has been 
employed for oxide thickness determination for all 
the samples and for both the faces. The oxide 
thickness variation with oxidation time can be seen in 
fig 3 for c-face and the Si-face of 4H-SiC. The c-face 
of 4H-SiC gets about ten times faster oxidation than 
Si-face of the same sample. This resembles with 
oxidation rates of 6H-SiC polytype [7]. 
The roughness of the oxide on c-face and Si-face are 
the extended roughness from the bare surfaces of the 
individual face prior to thermal oxidation. The 
chemistry of each face influences the oxidation 
mechanism resulting into vast variations in the 
oxidation rates on the faces. 
C:VStaffHlF MTGiSanjeeuiAFMlOxidation 1110'JA_flC_1 
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0.000 1.00 2.00 3.00 4.00 S.00 Fig 2 Roughness measurement using Dektak stylus 
profiler of 30 minutes oxide on (a) c-face and (b) Si-
face of the 4H-SiC sample 
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Fig 1 AFM nanograph of oxide on (a) c-face and (b) 
Si-face of 4H-SiC sample for the oxidation time of 30 
minutes 
Fig 3 Experimentally measured thickness of 
thermally grown oxide employing ellipsometer on c-
face and Si-face of 4H-SiC samples for varying 
oxidation times 
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IV.CONCLUSION 
Thermal oxidation of Si-face of 4H-SiC gets 
saturated around 500 A" at 1110 °C. However c-face 
oxidation shows monotonous increasing oxide 
thickness with oxidation time in similar conditions. 
The roughness and atomic scale morphology of the 
oxide on the two faces indicates face induced 
oxidation mechanism. 
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VALIDATION OF CURRENT CONDUCTION MODELS IN N-
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ABSTRACT 
Current conduction mechanism from gate metal through 
insulator to semiconductor, caused by existing charge 
carrier as a fimction of oxide thickness have been 
investigated .The available theoretical models i.e. Fowler-
Nordheim tunneling, Schottky emission and Poole-
Frenkel conduction have been employed to satisfy the 
experimental results. In the integrated structure, Fowler-
Nordheim tunneling is valid up to 30 nm of oxide 
thickness over entire electric field while in high electric 
field region F-N tunneling can be observed up to 56.6 nm. 
Schottky emission at low fields and Poole-Frenkel 
conduction at high fields has been observed for oxide 
thickness >61.4 nm. A composite layer of Ti-Au has been 
used for Ohmic contact on the c-face of the substrate and 
Ni for gate contact. Each structure was diced and bonded 
on a TO-8 header with a suitable wire bonding for further 
testing using a LabVIEW based computer aided 
measurement set up. 
1. INTRODUCTION 
Novel materials are continually researched in electronics, 
especially in such area of applications where silicon 
properties have never been satisfactory. It has been known 
that Sic is of great interest for high-power, high-
temperature, and high-radiation electronics. 4H-SiC is one 
of the polytypes of SiC which has a large bandgap, the 
highest electron mobility among hexagonal polytypes of 
SiC, a high value of critical electric field, high saturation 
velocity of electrons and high thermal conductivity [1]. 
Among the group of wide band gap semiconductors, SiC 
competes owing to its unique capability of oxidation in 
the form of Si02 making it an obvious choice for the 
replacement of mighty silicon MOS devices. The 
oxidation growth mechanism as well as MOSiC 
characterization on SiC surfaces however has been at its 
developmental stage. The present work is an experimental 
addition to the prevailing knowledge of current 
conduction mechanism as the function of thermally grown 
Si02 thickness. The gate current might affect the 
performance of devices that employ Metal Oxide 
Semiconductor (MOS) structure, and it can be dominating 
factor in device down-scaling. Therefore a precise 
knowledge of the current conduction through the potential 
energy barrier for different oxide thickness has become 
impartment to 
recognize oxidation behavior of SiC. The basic principle 
of reducing the MOS scaling indicate that when we 
reduce the lateral dimension of MOS devices, the vertical 
dimension must be modified according to the device 
dimension. This reduction In oxide thickness causes a 
different type of current conduction through this insulator, 
which depends exponenfially on the thickness of the 
oxide. The inter band tunneling occurs because of the 
finiteness of the height and width of the oxide barrier. It 
can be either direct tunneling (DT), Schottky emission 
(SE), Fowler-Nordheim (FN) tunneling or Poole-Frankel 
(PF) conduction depending upon the magnitude of oxide 
thickness, defect at interface and polarity of the applied 
gate voltage. The present work deals with experimental 
justification to crop up the above conduction model within 
the oxide thickness limit. 
2. EXPERIMENTAL 
A 2" diameter 4H-SiC epitaxy wafer of n/n^ type 8° off-
axis oriented has been cut into several pieces using special 
dicing blade from M/s DISCO Japan [2]. Prior to loading 
in a quartz furnace for the oxidation, RCA chemical 
cleaning treatment was given to all the samples. Samples 
were loaded for oxidation at 800°C with a flow of 
nitrogen. Wet thermal oxidation has been performed at 
1110 °C and samples were unloaded at 800°C in nifrogen 
flow. This was repeated for each batch of samples with 
varying oxidation time from 30 minutes to 180 minutes. 
Oxide thickness on each sample was recorded using 
ellipsometer. In order to fabricate the MOS structure 
oxide layer from the c-face or n^  side of 4H-SiC has been 
removed using buffer oxide etchant (BOE) by protecting 
the si-face with photoresist. Ohmic contact has been 
performed on the c-face with composite layer of Ti (300 
A), Au (2000 A) and gate metal of Ni (1500 A) by e-
Beam evaporation method in the vacuum range of 10" 
torr. Chips, carrying arrays of MOSiC structures on 
individual chip have been packaged on TO-8 headers. 
$10.00 ECE,LIMAT, INDIA 
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3. RESULTS AND DISCUSSION 
The MOSiC structure on 4H-SiC with different gate oxide 
thickness has been experimentally carried out for 
consideration in this work. According to the current 
conduction model, the plot of In (J/E^) versus 1/E (called 
F-N plot), In (J) versus E (called Schottky emission 
plot), and In (J/E) versus E"^ (called Poole-Frenkel 
conduction plot) should be linear. This linearization of 
existing plot over the oxide thickness has been taken in to 
account. Current conduction through triangular shape of 
potential energy barrier for F-N tunneling is described as 
[3]: 
J = ^£d„| exp B (1) 
Where A, B are constants dependent on barrier 
configuration. Fig. 1 shows a typical F-N plot for 23.7 nm 
and 29.7 nm of oxide thickness however this plot for 34.3, 
35.9, 43.9, 56.6 nm of oxide thickness is linear in high 
electric field region only. No F-N tendency has been 
observed for 61.4 nm of oxide thickness. 
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Figure 1: F-N tunneling for different oxide thicknesses 
The Schottky emission model of electrical conduction 
through the 61.4 nm gate oxide is revealed by linearizing 
the current density with electric field in Schottky emission 
equation [5], described as: 
J = A T exp li^B ~ yjlE /4;r£,-
kT 
(2) 
T, the absolute temperature, (J)B, the potential barrier at 
metal/oxide interface and 8; is dielectric constant. 
lOo too aoa *ao 0OO OOO 1000 
Figure 2: Schottky emission at low fields 
Image charges build up in the metal electrode as well as at 
oxide silicon carbide interface as carriers approach fi^om 
metal through insulator to conduction band of silicon 
$10.00ECE,LIMAT, INDIA 
carbide. The potential associated with these charges 
reduces the effective barrier height. This barrier reduction 
tends to be rather small compared to the barrier height 
itself known as Schottky barrier lowering 
gives the existence of Schottky emission. Fig. 2 shows the 
typical Schottky emission plot, owing existing nature in 
low field region (4.0 MV/cm to 6.1 MV/cm). Beyond 6.1 
MV/cm of electric fields, electrical conduction is seen to 
be governed by a different mechanism i.e. Poole-Frenkel 
conduction, which is described as [4]: 
J = E exp 
-qi^B-yfqEhrs'i 
kT (3) 
Where J, E, (pg, Sj, k and Thave same meaning as above. 
I 
(•.«.l... I ...nkt-
Figure 3: Poole-Frenkel conduction at high fields 
The Poole-Frenkel (P-F) conduction mechanism is 
expected to be dominant in insulating thin films when 
they have a large trap density and are thick enough to 
avoid quantum-mechanical tunneling. Fig. 3 shows the 
Poole-Frenkel conduction nature for oxide thickness > 
61.4 nm in high electric field region. 
4. CONCLUSION 
A rather straightforward implementation of the 
linearization of existing current conduction model over 
the different oxide thickness has been presented here. It 
has been shown that F-N tunneling is valid up to 30 nm 
for entire electi-ic fields while up to 56.6 nm only in high 
fields. Schottky emission can be seen in low fields while 
Poole-Frenkel conduction has been observed in high 
fields for thermally grown Si02 thickness >61.4 nm. 
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